api-hal-clock.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135
  1. #include <api-hal-clock.h>
  2. #include <main.h>
  3. #include <stm32wbxx_ll_pwr.h>
  4. #include <stm32wbxx_ll_rcc.h>
  5. #include <stm32wbxx_ll_utils.h>
  6. void api_hal_clock_init() {
  7. LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
  8. while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_3);
  9. /* HSE configuration and activation */
  10. LL_RCC_HSE_SetCapacitorTuning(0x18);
  11. LL_RCC_HSE_Enable();
  12. while(LL_RCC_HSE_IsReady() != 1) ;
  13. /* HSI configuration and activation */
  14. LL_RCC_HSI_Enable();
  15. while(LL_RCC_HSI_IsReady() != 1)
  16. /* LSE configuration and activation */
  17. LL_PWR_EnableBkUpAccess();
  18. LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_MEDIUMLOW);
  19. LL_RCC_LSE_Enable();
  20. while(LL_RCC_LSE_IsReady() != 1) ;
  21. LL_RCC_HSE_EnableCSS();
  22. LL_RCC_EnableIT_LSECSS();
  23. LL_RCC_LSE_EnableCSS();
  24. /* Main PLL configuration and activation */
  25. LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_2, 8, LL_RCC_PLLR_DIV_2);
  26. LL_RCC_PLL_Enable();
  27. LL_RCC_PLL_EnableDomain_SYS();
  28. while(LL_RCC_PLL_IsReady() != 1);
  29. LL_RCC_PLLSAI1_ConfigDomain_48M(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_2, 6, LL_RCC_PLLSAI1Q_DIV_2);
  30. LL_RCC_PLLSAI1_ConfigDomain_ADC(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_2, 6, LL_RCC_PLLSAI1R_DIV_2);
  31. LL_RCC_PLLSAI1_Enable();
  32. LL_RCC_PLLSAI1_EnableDomain_48M();
  33. LL_RCC_PLLSAI1_EnableDomain_ADC();
  34. while(LL_RCC_PLLSAI1_IsReady() != 1);
  35. /* Sysclk activation on the main PLL */
  36. /* Set CPU1 prescaler*/
  37. LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
  38. /* Set CPU2 prescaler*/
  39. LL_C2_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
  40. LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
  41. while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
  42. /* Set AHB SHARED prescaler*/
  43. LL_RCC_SetAHB4Prescaler(LL_RCC_SYSCLK_DIV_1);
  44. /* Set APB1 prescaler*/
  45. LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
  46. /* Set APB2 prescaler*/
  47. LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
  48. /* Disable MSI */
  49. LL_RCC_MSI_Disable();
  50. while(LL_RCC_MSI_IsReady() != 0);
  51. /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
  52. LL_SetSystemCoreClock(64000000);
  53. /* Update the time base */
  54. if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
  55. {
  56. Error_Handler();
  57. }
  58. if(LL_RCC_GetRTCClockSource() != LL_RCC_RTC_CLKSOURCE_LSE) {
  59. LL_RCC_ForceBackupDomainReset();
  60. LL_RCC_ReleaseBackupDomainReset();
  61. LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE);
  62. }
  63. LL_RCC_EnableRTC();
  64. LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
  65. LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_PLLSAI1);
  66. LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_PCLK1);
  67. LL_RCC_SetRNGClockSource(LL_RCC_RNG_CLKSOURCE_CLK48);
  68. LL_RCC_SetUSBClockSource(LL_RCC_USB_CLKSOURCE_PLLSAI1);
  69. LL_RCC_SetSMPSClockSource(LL_RCC_SMPS_CLKSOURCE_HSE);
  70. LL_RCC_SetSMPSPrescaler(LL_RCC_SMPS_DIV_1);
  71. LL_RCC_SetRFWKPClockSource(LL_RCC_RFWKP_CLKSOURCE_LSE);
  72. // AHB1
  73. LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
  74. LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
  75. LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
  76. // AHB2
  77. LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
  78. LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
  79. LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
  80. LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
  81. LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
  82. LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH);
  83. // APB1
  84. LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
  85. // APB2
  86. LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
  87. }
  88. void api_hal_clock_switch_to_hsi() {
  89. LL_RCC_HSI_Enable( );
  90. while(!LL_RCC_HSI_IsReady());
  91. LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
  92. LL_RCC_SetSMPSClockSource(LL_RCC_SMPS_CLKSOURCE_HSI);
  93. while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI);
  94. }
  95. void api_hal_clock_switch_to_pll() {
  96. LL_RCC_HSE_Enable();
  97. LL_RCC_PLL_Enable();
  98. while(!LL_RCC_HSE_IsReady());
  99. while(!LL_RCC_PLL_IsReady());
  100. LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
  101. LL_RCC_SetSMPSClockSource(LL_RCC_SMPS_CLKSOURCE_HSE);
  102. while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
  103. }