furi-hal-spi.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240
  1. #include "furi-hal-spi.h"
  2. #include "furi-hal-resources.h"
  3. #include <stdbool.h>
  4. #include <assert.h>
  5. #include <stm32wbxx_ll_spi.h>
  6. #include <stm32wbxx_ll_utils.h>
  7. #include <stm32wbxx_ll_cortex.h>
  8. extern void Enable_SPI(SPI_TypeDef* spi);
  9. void furi_hal_spi_init() {
  10. for(size_t i = 0; i < FuriHalSpiDeviceIdMax; ++i) {
  11. hal_gpio_write(furi_hal_spi_devices[i].chip_select, true);
  12. hal_gpio_init(
  13. furi_hal_spi_devices[i].chip_select,
  14. GpioModeOutputPushPull,
  15. GpioPullNo,
  16. GpioSpeedVeryHigh);
  17. }
  18. hal_gpio_init_ex(
  19. &gpio_spi_r_miso,
  20. GpioModeAltFunctionPushPull,
  21. GpioPullNo,
  22. GpioSpeedVeryHigh,
  23. GpioAltFn5SPI1);
  24. hal_gpio_init_ex(
  25. &gpio_spi_r_mosi,
  26. GpioModeAltFunctionPushPull,
  27. GpioPullNo,
  28. GpioSpeedVeryHigh,
  29. GpioAltFn5SPI1);
  30. hal_gpio_init_ex(
  31. &gpio_spi_r_sck,
  32. GpioModeAltFunctionPushPull,
  33. GpioPullNo,
  34. GpioSpeedVeryHigh,
  35. GpioAltFn5SPI1);
  36. hal_gpio_init_ex(
  37. &gpio_spi_d_miso,
  38. GpioModeAltFunctionPushPull,
  39. GpioPullUp,
  40. GpioSpeedVeryHigh,
  41. GpioAltFn5SPI2);
  42. hal_gpio_init_ex(
  43. &gpio_spi_d_mosi,
  44. GpioModeAltFunctionPushPull,
  45. GpioPullUp,
  46. GpioSpeedVeryHigh,
  47. GpioAltFn5SPI2);
  48. hal_gpio_init_ex(
  49. &gpio_spi_d_sck,
  50. GpioModeAltFunctionPushPull,
  51. GpioPullUp,
  52. GpioSpeedVeryHigh,
  53. GpioAltFn5SPI2);
  54. }
  55. void furi_hal_spi_bus_lock(const FuriHalSpiBus* bus) {
  56. assert(bus);
  57. }
  58. void furi_hal_spi_bus_unlock(const FuriHalSpiBus* bus) {
  59. assert(bus);
  60. }
  61. void furi_hal_spi_bus_configure(const FuriHalSpiBus* bus, const LL_SPI_InitTypeDef* config) {
  62. assert(bus);
  63. LL_SPI_DeInit((SPI_TypeDef*)bus->spi);
  64. LL_SPI_Init((SPI_TypeDef*)bus->spi, (LL_SPI_InitTypeDef*)config);
  65. LL_SPI_SetRxFIFOThreshold((SPI_TypeDef*)bus->spi, LL_SPI_RX_FIFO_TH_QUARTER);
  66. LL_SPI_Enable((SPI_TypeDef*)bus->spi);
  67. }
  68. void furi_hal_spi_bus_end_txrx(const FuriHalSpiBus* bus, uint32_t timeout) {
  69. while(LL_SPI_GetTxFIFOLevel((SPI_TypeDef*)bus->spi) != LL_SPI_TX_FIFO_EMPTY)
  70. ;
  71. while(LL_SPI_IsActiveFlag_BSY((SPI_TypeDef*)bus->spi))
  72. ;
  73. while(LL_SPI_GetRxFIFOLevel((SPI_TypeDef*)bus->spi) != LL_SPI_RX_FIFO_EMPTY) {
  74. LL_SPI_ReceiveData8((SPI_TypeDef*)bus->spi);
  75. }
  76. }
  77. bool furi_hal_spi_bus_rx(const FuriHalSpiBus* bus, uint8_t* buffer, size_t size, uint32_t timeout) {
  78. assert(bus);
  79. assert(buffer);
  80. assert(size > 0);
  81. return furi_hal_spi_bus_trx(bus, buffer, buffer, size, timeout);
  82. }
  83. bool furi_hal_spi_bus_tx(const FuriHalSpiBus* bus, uint8_t* buffer, size_t size, uint32_t timeout) {
  84. assert(bus);
  85. assert(buffer);
  86. assert(size > 0);
  87. bool ret = true;
  88. while(size > 0) {
  89. if(LL_SPI_IsActiveFlag_TXE((SPI_TypeDef*)bus->spi)) {
  90. LL_SPI_TransmitData8((SPI_TypeDef*)bus->spi, *buffer);
  91. buffer++;
  92. size--;
  93. }
  94. }
  95. furi_hal_spi_bus_end_txrx(bus, timeout);
  96. LL_SPI_ClearFlag_OVR((SPI_TypeDef*)bus->spi);
  97. return ret;
  98. }
  99. bool furi_hal_spi_bus_trx(
  100. const FuriHalSpiBus* bus,
  101. uint8_t* tx_buffer,
  102. uint8_t* rx_buffer,
  103. size_t size,
  104. uint32_t timeout) {
  105. assert(bus);
  106. assert(tx_buffer);
  107. assert(rx_buffer);
  108. assert(size > 0);
  109. bool ret = true;
  110. size_t tx_size = size;
  111. bool tx_allowed = true;
  112. while(size > 0) {
  113. if(tx_size > 0 && LL_SPI_IsActiveFlag_TXE((SPI_TypeDef*)bus->spi) && tx_allowed) {
  114. LL_SPI_TransmitData8((SPI_TypeDef*)bus->spi, *tx_buffer);
  115. tx_buffer++;
  116. tx_size--;
  117. tx_allowed = false;
  118. }
  119. if(LL_SPI_IsActiveFlag_RXNE((SPI_TypeDef*)bus->spi)) {
  120. *rx_buffer = LL_SPI_ReceiveData8((SPI_TypeDef*)bus->spi);
  121. rx_buffer++;
  122. size--;
  123. tx_allowed = true;
  124. }
  125. }
  126. furi_hal_spi_bus_end_txrx(bus, timeout);
  127. return ret;
  128. }
  129. void furi_hal_spi_device_configure(const FuriHalSpiDevice* device) {
  130. assert(device);
  131. assert(device->config);
  132. furi_hal_spi_bus_configure(device->bus, device->config);
  133. }
  134. const FuriHalSpiDevice* furi_hal_spi_device_get(FuriHalSpiDeviceId device_id) {
  135. assert(device_id < FuriHalSpiDeviceIdMax);
  136. const FuriHalSpiDevice* device = &furi_hal_spi_devices[device_id];
  137. assert(device);
  138. furi_hal_spi_bus_lock(device->bus);
  139. furi_hal_spi_device_configure(device);
  140. return device;
  141. }
  142. void furi_hal_spi_device_return(const FuriHalSpiDevice* device) {
  143. furi_hal_spi_bus_unlock(device->bus);
  144. }
  145. bool furi_hal_spi_device_rx(
  146. const FuriHalSpiDevice* device,
  147. uint8_t* buffer,
  148. size_t size,
  149. uint32_t timeout) {
  150. assert(device);
  151. assert(buffer);
  152. assert(size > 0);
  153. if(device->chip_select) {
  154. hal_gpio_write(device->chip_select, false);
  155. }
  156. bool ret = furi_hal_spi_bus_rx(device->bus, buffer, size, timeout);
  157. if(device->chip_select) {
  158. hal_gpio_write(device->chip_select, true);
  159. }
  160. return ret;
  161. }
  162. bool furi_hal_spi_device_tx(
  163. const FuriHalSpiDevice* device,
  164. uint8_t* buffer,
  165. size_t size,
  166. uint32_t timeout) {
  167. assert(device);
  168. assert(buffer);
  169. assert(size > 0);
  170. if(device->chip_select) {
  171. hal_gpio_write(device->chip_select, false);
  172. }
  173. bool ret = furi_hal_spi_bus_tx(device->bus, buffer, size, timeout);
  174. if(device->chip_select) {
  175. hal_gpio_write(device->chip_select, true);
  176. }
  177. return ret;
  178. }
  179. bool furi_hal_spi_device_trx(
  180. const FuriHalSpiDevice* device,
  181. uint8_t* tx_buffer,
  182. uint8_t* rx_buffer,
  183. size_t size,
  184. uint32_t timeout) {
  185. assert(device);
  186. assert(tx_buffer);
  187. assert(rx_buffer);
  188. assert(size > 0);
  189. if(device->chip_select) {
  190. hal_gpio_write(device->chip_select, false);
  191. }
  192. bool ret = furi_hal_spi_bus_trx(device->bus, tx_buffer, rx_buffer, size, timeout);
  193. if(device->chip_select) {
  194. hal_gpio_write(device->chip_select, true);
  195. }
  196. return ret;
  197. }