stm32wbxx_it.c 9.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378
  1. /* USER CODE BEGIN Header */
  2. /**
  3. ******************************************************************************
  4. * @file stm32wbxx_it.c
  5. * @brief Interrupt Service Routines.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10. * All rights reserved.</center></h2>
  11. *
  12. * This software component is licensed by ST under Ultimate Liberty license
  13. * SLA0044, the "License"; You may not use this file except in compliance with
  14. * the License. You may obtain a copy of the License at:
  15. * www.st.com/SLA0044
  16. *
  17. ******************************************************************************
  18. */
  19. /* USER CODE END Header */
  20. /* Includes ------------------------------------------------------------------*/
  21. #include "main.h"
  22. #include "stm32wbxx_it.h"
  23. /* Private includes ----------------------------------------------------------*/
  24. /* USER CODE BEGIN Includes */
  25. /* USER CODE END Includes */
  26. /* Private typedef -----------------------------------------------------------*/
  27. /* USER CODE BEGIN TD */
  28. /* USER CODE END TD */
  29. /* Private define ------------------------------------------------------------*/
  30. /* USER CODE BEGIN PD */
  31. /* USER CODE END PD */
  32. /* Private macro -------------------------------------------------------------*/
  33. /* USER CODE BEGIN PM */
  34. /* USER CODE END PM */
  35. /* Private variables ---------------------------------------------------------*/
  36. /* USER CODE BEGIN PV */
  37. /* USER CODE END PV */
  38. /* Private function prototypes -----------------------------------------------*/
  39. /* USER CODE BEGIN PFP */
  40. /* USER CODE END PFP */
  41. /* Private user code ---------------------------------------------------------*/
  42. /* USER CODE BEGIN 0 */
  43. /* USER CODE END 0 */
  44. /* External variables --------------------------------------------------------*/
  45. extern PCD_HandleTypeDef hpcd_USB_FS;
  46. extern ADC_HandleTypeDef hadc1;
  47. extern COMP_HandleTypeDef hcomp1;
  48. extern RTC_HandleTypeDef hrtc;
  49. extern TIM_HandleTypeDef htim1;
  50. extern TIM_HandleTypeDef htim2;
  51. extern TIM_HandleTypeDef htim17;
  52. /* USER CODE BEGIN EV */
  53. /* USER CODE END EV */
  54. /******************************************************************************/
  55. /* Cortex Processor Interruption and Exception Handlers */
  56. /******************************************************************************/
  57. /**
  58. * @brief This function handles Non maskable interrupt.
  59. */
  60. void NMI_Handler(void)
  61. {
  62. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  63. /* USER CODE END NonMaskableInt_IRQn 0 */
  64. HAL_RCC_NMI_IRQHandler();
  65. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  66. /* USER CODE END NonMaskableInt_IRQn 1 */
  67. }
  68. /**
  69. * @brief This function handles Hard fault interrupt.
  70. */
  71. void HardFault_Handler(void)
  72. {
  73. /* USER CODE BEGIN HardFault_IRQn 0 */
  74. if ((*(volatile uint32_t *)CoreDebug_BASE) & (1 << 0)) {
  75. __asm("bkpt 1");
  76. }
  77. /* USER CODE END HardFault_IRQn 0 */
  78. while (1)
  79. {
  80. /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  81. /* USER CODE END W1_HardFault_IRQn 0 */
  82. }
  83. }
  84. /**
  85. * @brief This function handles Memory management fault.
  86. */
  87. void MemManage_Handler(void)
  88. {
  89. /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  90. /* USER CODE END MemoryManagement_IRQn 0 */
  91. while (1)
  92. {
  93. /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  94. /* USER CODE END W1_MemoryManagement_IRQn 0 */
  95. }
  96. }
  97. /**
  98. * @brief This function handles Prefetch fault, memory access fault.
  99. */
  100. void BusFault_Handler(void)
  101. {
  102. /* USER CODE BEGIN BusFault_IRQn 0 */
  103. /* USER CODE END BusFault_IRQn 0 */
  104. while (1)
  105. {
  106. /* USER CODE BEGIN W1_BusFault_IRQn 0 */
  107. /* USER CODE END W1_BusFault_IRQn 0 */
  108. }
  109. }
  110. /**
  111. * @brief This function handles Undefined instruction or illegal state.
  112. */
  113. void UsageFault_Handler(void)
  114. {
  115. /* USER CODE BEGIN UsageFault_IRQn 0 */
  116. /* USER CODE END UsageFault_IRQn 0 */
  117. while (1)
  118. {
  119. /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
  120. /* USER CODE END W1_UsageFault_IRQn 0 */
  121. }
  122. }
  123. /**
  124. * @brief This function handles Debug monitor.
  125. */
  126. void DebugMon_Handler(void)
  127. {
  128. /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  129. /* USER CODE END DebugMonitor_IRQn 0 */
  130. /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  131. /* USER CODE END DebugMonitor_IRQn 1 */
  132. }
  133. /******************************************************************************/
  134. /* STM32WBxx Peripheral Interrupt Handlers */
  135. /* Add here the Interrupt Handlers for the used peripherals. */
  136. /* For the available peripheral interrupt handler names, */
  137. /* please refer to the startup file (startup_stm32wbxx.s). */
  138. /******************************************************************************/
  139. /**
  140. * @brief This function handles RTC tamper and time stamp, CSS on LSE interrupts through EXTI line 18.
  141. */
  142. void TAMP_STAMP_LSECSS_IRQHandler(void)
  143. {
  144. /* USER CODE BEGIN TAMP_STAMP_LSECSS_IRQn 0 */
  145. HAL_RCC_CSSCallback();
  146. /* USER CODE END TAMP_STAMP_LSECSS_IRQn 0 */
  147. /* USER CODE BEGIN TAMP_STAMP_LSECSS_IRQn 1 */
  148. /* USER CODE END TAMP_STAMP_LSECSS_IRQn 1 */
  149. }
  150. /**
  151. * @brief This function handles RCC global interrupt.
  152. */
  153. void RCC_IRQHandler(void)
  154. {
  155. /* USER CODE BEGIN RCC_IRQn 0 */
  156. if (!LL_RCC_LSE_IsReady()) {
  157. HAL_RCC_CSSCallback();
  158. }
  159. /* USER CODE END RCC_IRQn 0 */
  160. /* USER CODE BEGIN RCC_IRQn 1 */
  161. /* USER CODE END RCC_IRQn 1 */
  162. }
  163. /**
  164. * @brief This function handles EXTI line1 interrupt.
  165. */
  166. void EXTI1_IRQHandler(void)
  167. {
  168. /* USER CODE BEGIN EXTI1_IRQn 0 */
  169. /* USER CODE END EXTI1_IRQn 0 */
  170. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
  171. /* USER CODE BEGIN EXTI1_IRQn 1 */
  172. /* USER CODE END EXTI1_IRQn 1 */
  173. }
  174. /**
  175. * @brief This function handles EXTI line3 interrupt.
  176. */
  177. void EXTI3_IRQHandler(void)
  178. {
  179. /* USER CODE BEGIN EXTI3_IRQn 0 */
  180. /* USER CODE END EXTI3_IRQn 0 */
  181. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
  182. /* USER CODE BEGIN EXTI3_IRQn 1 */
  183. /* USER CODE END EXTI3_IRQn 1 */
  184. }
  185. /**
  186. * @brief This function handles ADC1 global interrupt.
  187. */
  188. void ADC1_IRQHandler(void)
  189. {
  190. /* USER CODE BEGIN ADC1_IRQn 0 */
  191. /* USER CODE END ADC1_IRQn 0 */
  192. HAL_ADC_IRQHandler(&hadc1);
  193. /* USER CODE BEGIN ADC1_IRQn 1 */
  194. /* USER CODE END ADC1_IRQn 1 */
  195. }
  196. /**
  197. * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  198. */
  199. void USB_LP_IRQHandler(void)
  200. {
  201. /* USER CODE BEGIN USB_LP_IRQn 0 */
  202. /* USER CODE END USB_LP_IRQn 0 */
  203. HAL_PCD_IRQHandler(&hpcd_USB_FS);
  204. /* USER CODE BEGIN USB_LP_IRQn 1 */
  205. /* USER CODE END USB_LP_IRQn 1 */
  206. }
  207. /**
  208. * @brief This function handles COMP1 and COMP2 interrupts through EXTI lines 20 and 21.
  209. */
  210. void COMP_IRQHandler(void)
  211. {
  212. /* USER CODE BEGIN COMP_IRQn 0 */
  213. /* USER CODE END COMP_IRQn 0 */
  214. HAL_COMP_IRQHandler(&hcomp1);
  215. /* USER CODE BEGIN COMP_IRQn 1 */
  216. /* USER CODE END COMP_IRQn 1 */
  217. }
  218. /**
  219. * @brief This function handles EXTI line[9:5] interrupts.
  220. */
  221. void EXTI9_5_IRQHandler(void)
  222. {
  223. /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  224. /* USER CODE END EXTI9_5_IRQn 0 */
  225. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
  226. /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  227. /* USER CODE END EXTI9_5_IRQn 1 */
  228. }
  229. /**
  230. * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  231. */
  232. void TIM1_TRG_COM_TIM17_IRQHandler(void)
  233. {
  234. /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
  235. /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  236. HAL_TIM_IRQHandler(&htim1);
  237. HAL_TIM_IRQHandler(&htim17);
  238. /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */
  239. /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
  240. }
  241. /**
  242. * @brief This function handles TIM2 global interrupt.
  243. */
  244. void TIM2_IRQHandler(void)
  245. {
  246. /* USER CODE BEGIN TIM2_IRQn 0 */
  247. /* USER CODE END TIM2_IRQn 0 */
  248. HAL_TIM_IRQHandler(&htim2);
  249. /* USER CODE BEGIN TIM2_IRQn 1 */
  250. /* USER CODE END TIM2_IRQn 1 */
  251. }
  252. /**
  253. * @brief This function handles EXTI line[15:10] interrupts.
  254. */
  255. void EXTI15_10_IRQHandler(void)
  256. {
  257. /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  258. /* USER CODE END EXTI15_10_IRQn 0 */
  259. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
  260. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
  261. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
  262. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
  263. /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  264. /* USER CODE END EXTI15_10_IRQn 1 */
  265. }
  266. /**
  267. * @brief This function handles HSEM global interrupt.
  268. */
  269. void HSEM_IRQHandler(void)
  270. {
  271. /* USER CODE BEGIN HSEM_IRQn 0 */
  272. /* USER CODE END HSEM_IRQn 0 */
  273. HAL_HSEM_IRQHandler();
  274. /* USER CODE BEGIN HSEM_IRQn 1 */
  275. /* USER CODE END HSEM_IRQn 1 */
  276. }
  277. /* USER CODE BEGIN 1 */
  278. void EXTI4_IRQHandler(void)
  279. {
  280. /* USER CODE BEGIN EXTI4_IRQn 0 */
  281. /* USER CODE END EXTI4_IRQn 0 */
  282. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
  283. /* USER CODE BEGIN EXTI4_IRQn 1 */
  284. /* USER CODE END EXTI4_IRQn 1 */
  285. }
  286. extern void HW_TS_RTC_Wakeup_Handler();
  287. extern void HW_IPCC_Tx_Handler();
  288. extern void HW_IPCC_Rx_Handler();
  289. void RTC_WKUP_IRQHandler(void)
  290. {
  291. HW_TS_RTC_Wakeup_Handler();
  292. }
  293. void IPCC_C1_TX_IRQHandler(void)
  294. {
  295. HW_IPCC_Tx_Handler();
  296. return;
  297. }
  298. void IPCC_C1_RX_IRQHandler(void)
  299. {
  300. HW_IPCC_Rx_Handler();
  301. return;
  302. }
  303. /* USER CODE END 1 */
  304. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/