furi_hal_nfc.c 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783
  1. #include <limits.h>
  2. #include "furi_hal_nfc.h"
  3. #include <st25r3916.h>
  4. #include <st25r3916_irq.h>
  5. #include <rfal_rf.h>
  6. #include <furi.h>
  7. #include <m-string.h>
  8. #include <lib/digital_signal/digital_signal.h>
  9. #include <furi_hal_spi.h>
  10. #include <furi_hal_gpio.h>
  11. #include <furi_hal_cortex.h>
  12. #include <furi_hal_resources.h>
  13. #define TAG "FuriHalNfc"
  14. static const uint32_t clocks_in_ms = 64 * 1000;
  15. FuriEventFlag* event = NULL;
  16. #define EVENT_FLAG_INTERRUPT (1UL << 0)
  17. #define EVENT_FLAG_STATE_CHANGED (1UL << 1)
  18. #define EVENT_FLAG_STOP (1UL << 2)
  19. #define EVENT_FLAG_ALL (EVENT_FLAG_INTERRUPT | EVENT_FLAG_STATE_CHANGED | EVENT_FLAG_STOP)
  20. #define FURI_HAL_NFC_UID_INCOMPLETE (0x04)
  21. void furi_hal_nfc_init() {
  22. ReturnCode ret = rfalNfcInitialize();
  23. if(ret == ERR_NONE) {
  24. furi_hal_nfc_start_sleep();
  25. event = furi_event_flag_alloc();
  26. FURI_LOG_I(TAG, "Init OK");
  27. } else {
  28. FURI_LOG_W(TAG, "Initialization failed, RFAL returned: %d", ret);
  29. }
  30. }
  31. bool furi_hal_nfc_is_busy() {
  32. return rfalNfcGetState() != RFAL_NFC_STATE_IDLE;
  33. }
  34. void furi_hal_nfc_field_on() {
  35. furi_hal_nfc_exit_sleep();
  36. st25r3916TxRxOn();
  37. }
  38. void furi_hal_nfc_field_off() {
  39. st25r3916TxRxOff();
  40. furi_hal_nfc_start_sleep();
  41. }
  42. void furi_hal_nfc_start_sleep() {
  43. rfalLowPowerModeStart();
  44. }
  45. void furi_hal_nfc_exit_sleep() {
  46. rfalLowPowerModeStop();
  47. }
  48. bool furi_hal_nfc_detect(FuriHalNfcDevData* nfc_data, uint32_t timeout) {
  49. furi_assert(nfc_data);
  50. rfalNfcDevice* dev_list = NULL;
  51. uint8_t dev_cnt = 0;
  52. bool detected = false;
  53. rfalLowPowerModeStop();
  54. rfalNfcState state = rfalNfcGetState();
  55. rfalNfcState state_old = 0;
  56. if(state == RFAL_NFC_STATE_NOTINIT) {
  57. rfalNfcInitialize();
  58. }
  59. rfalNfcDiscoverParam params;
  60. params.compMode = RFAL_COMPLIANCE_MODE_EMV;
  61. params.techs2Find = RFAL_NFC_POLL_TECH_A | RFAL_NFC_POLL_TECH_B | RFAL_NFC_POLL_TECH_F |
  62. RFAL_NFC_POLL_TECH_V | RFAL_NFC_POLL_TECH_AP2P | RFAL_NFC_POLL_TECH_ST25TB;
  63. params.totalDuration = 1000;
  64. params.devLimit = 3;
  65. params.wakeupEnabled = false;
  66. params.wakeupConfigDefault = true;
  67. params.nfcfBR = RFAL_BR_212;
  68. params.ap2pBR = RFAL_BR_424;
  69. params.maxBR = RFAL_BR_KEEP;
  70. params.GBLen = RFAL_NFCDEP_GB_MAX_LEN;
  71. params.notifyCb = NULL;
  72. uint32_t start = DWT->CYCCNT;
  73. rfalNfcDiscover(&params);
  74. while(true) {
  75. rfalNfcWorker();
  76. state = rfalNfcGetState();
  77. if(state != state_old) {
  78. FURI_LOG_T(TAG, "State change %d -> %d", state_old, state);
  79. }
  80. state_old = state;
  81. if(state == RFAL_NFC_STATE_ACTIVATED) {
  82. detected = true;
  83. break;
  84. }
  85. if(state == RFAL_NFC_STATE_POLL_ACTIVATION) {
  86. start = DWT->CYCCNT;
  87. continue;
  88. }
  89. if(state == RFAL_NFC_STATE_POLL_SELECT) {
  90. rfalNfcSelect(0);
  91. }
  92. if(DWT->CYCCNT - start > timeout * clocks_in_ms) {
  93. rfalNfcDeactivate(true);
  94. FURI_LOG_T(TAG, "Timeout");
  95. break;
  96. }
  97. furi_delay_tick(1);
  98. }
  99. rfalNfcGetDevicesFound(&dev_list, &dev_cnt);
  100. if(detected) {
  101. if(dev_list[0].type == RFAL_NFC_LISTEN_TYPE_NFCA) {
  102. nfc_data->type = FuriHalNfcTypeA;
  103. nfc_data->atqa[0] = dev_list[0].dev.nfca.sensRes.anticollisionInfo;
  104. nfc_data->atqa[1] = dev_list[0].dev.nfca.sensRes.platformInfo;
  105. nfc_data->sak = dev_list[0].dev.nfca.selRes.sak;
  106. uint8_t* cuid_start = dev_list[0].nfcid;
  107. if(dev_list[0].nfcidLen == 7) {
  108. cuid_start = &dev_list[0].nfcid[3];
  109. }
  110. nfc_data->cuid = (cuid_start[0] << 24) | (cuid_start[1] << 16) | (cuid_start[2] << 8) |
  111. (cuid_start[3]);
  112. } else if(
  113. dev_list[0].type == RFAL_NFC_LISTEN_TYPE_NFCB ||
  114. dev_list[0].type == RFAL_NFC_LISTEN_TYPE_ST25TB) {
  115. nfc_data->type = FuriHalNfcTypeB;
  116. } else if(dev_list[0].type == RFAL_NFC_LISTEN_TYPE_NFCF) {
  117. nfc_data->type = FuriHalNfcTypeF;
  118. } else if(dev_list[0].type == RFAL_NFC_LISTEN_TYPE_NFCV) {
  119. nfc_data->type = FuriHalNfcTypeV;
  120. }
  121. if(dev_list[0].rfInterface == RFAL_NFC_INTERFACE_RF) {
  122. nfc_data->interface = FuriHalNfcInterfaceRf;
  123. } else if(dev_list[0].rfInterface == RFAL_NFC_INTERFACE_ISODEP) {
  124. nfc_data->interface = FuriHalNfcInterfaceIsoDep;
  125. } else if(dev_list[0].rfInterface == RFAL_NFC_INTERFACE_NFCDEP) {
  126. nfc_data->interface = FuriHalNfcInterfaceNfcDep;
  127. }
  128. nfc_data->uid_len = dev_list[0].nfcidLen;
  129. memcpy(nfc_data->uid, dev_list[0].nfcid, nfc_data->uid_len);
  130. }
  131. return detected;
  132. }
  133. bool furi_hal_nfc_activate_nfca(uint32_t timeout, uint32_t* cuid) {
  134. rfalNfcDevice* dev_list;
  135. uint8_t dev_cnt = 0;
  136. rfalLowPowerModeStop();
  137. rfalNfcState state = rfalNfcGetState();
  138. if(state == RFAL_NFC_STATE_NOTINIT) {
  139. rfalNfcInitialize();
  140. }
  141. rfalNfcDiscoverParam params = {
  142. .compMode = RFAL_COMPLIANCE_MODE_NFC,
  143. .techs2Find = RFAL_NFC_POLL_TECH_A,
  144. .totalDuration = 1000,
  145. .devLimit = 3,
  146. .wakeupEnabled = false,
  147. .wakeupConfigDefault = true,
  148. .nfcfBR = RFAL_BR_212,
  149. .ap2pBR = RFAL_BR_424,
  150. .maxBR = RFAL_BR_KEEP,
  151. .GBLen = RFAL_NFCDEP_GB_MAX_LEN,
  152. .notifyCb = NULL,
  153. };
  154. uint32_t start = DWT->CYCCNT;
  155. rfalNfcDiscover(&params);
  156. while(state != RFAL_NFC_STATE_ACTIVATED) {
  157. rfalNfcWorker();
  158. state = rfalNfcGetState();
  159. FURI_LOG_T(TAG, "Current state %d", state);
  160. if(state == RFAL_NFC_STATE_POLL_ACTIVATION) {
  161. start = DWT->CYCCNT;
  162. continue;
  163. }
  164. if(state == RFAL_NFC_STATE_POLL_SELECT) {
  165. rfalNfcSelect(0);
  166. }
  167. if(DWT->CYCCNT - start > timeout * clocks_in_ms) {
  168. rfalNfcDeactivate(true);
  169. FURI_LOG_T(TAG, "Timeout");
  170. return false;
  171. }
  172. furi_thread_yield();
  173. }
  174. rfalNfcGetDevicesFound(&dev_list, &dev_cnt);
  175. // Take first device and set cuid
  176. if(cuid) {
  177. uint8_t* cuid_start = dev_list[0].nfcid;
  178. if(dev_list[0].nfcidLen == 7) {
  179. cuid_start = &dev_list[0].nfcid[3];
  180. }
  181. *cuid = (cuid_start[0] << 24) | (cuid_start[1] << 16) | (cuid_start[2] << 8) |
  182. (cuid_start[3]);
  183. FURI_LOG_T(TAG, "Activated tag with cuid: %lX", *cuid);
  184. }
  185. return true;
  186. }
  187. bool furi_hal_nfc_listen(
  188. uint8_t* uid,
  189. uint8_t uid_len,
  190. uint8_t* atqa,
  191. uint8_t sak,
  192. bool activate_after_sak,
  193. uint32_t timeout) {
  194. rfalNfcState state = rfalNfcGetState();
  195. if(state == RFAL_NFC_STATE_NOTINIT) {
  196. rfalNfcInitialize();
  197. } else if(state >= RFAL_NFC_STATE_ACTIVATED) {
  198. rfalNfcDeactivate(false);
  199. }
  200. rfalLowPowerModeStop();
  201. rfalNfcDiscoverParam params = {
  202. .techs2Find = RFAL_NFC_LISTEN_TECH_A,
  203. .totalDuration = 1000,
  204. .devLimit = 1,
  205. .wakeupEnabled = false,
  206. .wakeupConfigDefault = true,
  207. .nfcfBR = RFAL_BR_212,
  208. .ap2pBR = RFAL_BR_424,
  209. .maxBR = RFAL_BR_KEEP,
  210. .GBLen = RFAL_NFCDEP_GB_MAX_LEN,
  211. .notifyCb = NULL,
  212. .activate_after_sak = activate_after_sak,
  213. };
  214. if(FURI_BIT(sak, 5)) {
  215. params.compMode = RFAL_COMPLIANCE_MODE_EMV;
  216. } else {
  217. params.compMode = RFAL_COMPLIANCE_MODE_NFC;
  218. }
  219. params.lmConfigPA.nfcidLen = uid_len;
  220. memcpy(params.lmConfigPA.nfcid, uid, uid_len);
  221. params.lmConfigPA.SENS_RES[0] = atqa[0];
  222. params.lmConfigPA.SENS_RES[1] = atqa[1];
  223. params.lmConfigPA.SEL_RES = sak;
  224. rfalNfcDiscover(&params);
  225. uint32_t start = DWT->CYCCNT;
  226. while(state != RFAL_NFC_STATE_ACTIVATED) {
  227. rfalNfcWorker();
  228. state = rfalNfcGetState();
  229. if(DWT->CYCCNT - start > timeout * clocks_in_ms) {
  230. rfalNfcDeactivate(true);
  231. return false;
  232. }
  233. furi_delay_tick(1);
  234. }
  235. return true;
  236. }
  237. static void furi_hal_nfc_read_fifo(uint8_t* data, uint16_t* bits) {
  238. uint8_t fifo_status[2];
  239. uint8_t rx_buff[64];
  240. st25r3916ReadMultipleRegisters(
  241. ST25R3916_REG_FIFO_STATUS1, fifo_status, ST25R3916_FIFO_STATUS_LEN);
  242. uint16_t rx_bytes =
  243. ((((uint16_t)fifo_status[1] & ST25R3916_REG_FIFO_STATUS2_fifo_b_mask) >>
  244. ST25R3916_REG_FIFO_STATUS2_fifo_b_shift)
  245. << 8);
  246. rx_bytes |= (((uint16_t)fifo_status[0]) & 0x00FFU);
  247. st25r3916ReadFifo(rx_buff, rx_bytes);
  248. memcpy(data, rx_buff, rx_bytes);
  249. *bits = rx_bytes * 8;
  250. }
  251. void furi_hal_nfc_listen_sleep() {
  252. st25r3916ExecuteCommand(ST25R3916_CMD_GOTO_SLEEP);
  253. }
  254. void furi_hal_nfc_stop_cmd() {
  255. st25r3916ExecuteCommand(ST25R3916_CMD_STOP);
  256. }
  257. bool furi_hal_nfc_listen_rx(FuriHalNfcTxRxContext* tx_rx, uint32_t timeout_ms) {
  258. furi_assert(tx_rx);
  259. // Wait for interrupts
  260. uint32_t start = furi_get_tick();
  261. bool data_received = false;
  262. while(true) {
  263. if(furi_hal_gpio_read(&gpio_nfc_irq_rfid_pull) == true) {
  264. st25r3916CheckForReceivedInterrupts();
  265. if(st25r3916GetInterrupt(ST25R3916_IRQ_MASK_RXE)) {
  266. furi_hal_nfc_read_fifo(tx_rx->rx_data, &tx_rx->rx_bits);
  267. data_received = true;
  268. if(tx_rx->sniff_rx) {
  269. tx_rx->sniff_rx(tx_rx->rx_data, tx_rx->rx_bits, false, tx_rx->sniff_context);
  270. }
  271. break;
  272. }
  273. continue;
  274. }
  275. if(furi_get_tick() - start > timeout_ms) {
  276. FURI_LOG_T(TAG, "Interrupt waiting timeout");
  277. furi_delay_tick(1);
  278. break;
  279. }
  280. }
  281. return data_received;
  282. }
  283. void furi_hal_nfc_listen_start(FuriHalNfcDevData* nfc_data) {
  284. furi_assert(nfc_data);
  285. furi_hal_gpio_init(&gpio_nfc_irq_rfid_pull, GpioModeInput, GpioPullDown, GpioSpeedVeryHigh);
  286. // Clear interrupts
  287. st25r3916ClearInterrupts();
  288. // Mask all interrupts
  289. st25r3916DisableInterrupts(ST25R3916_IRQ_MASK_ALL);
  290. // RESET
  291. st25r3916ExecuteCommand(ST25R3916_CMD_STOP);
  292. // Setup registers
  293. st25r3916WriteRegister(
  294. ST25R3916_REG_OP_CONTROL,
  295. ST25R3916_REG_OP_CONTROL_en | ST25R3916_REG_OP_CONTROL_rx_en |
  296. ST25R3916_REG_OP_CONTROL_en_fd_auto_efd);
  297. st25r3916WriteRegister(
  298. ST25R3916_REG_MODE,
  299. ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om3 | ST25R3916_REG_MODE_om0);
  300. st25r3916WriteRegister(
  301. ST25R3916_REG_PASSIVE_TARGET,
  302. ST25R3916_REG_PASSIVE_TARGET_fdel_2 | ST25R3916_REG_PASSIVE_TARGET_fdel_0 |
  303. ST25R3916_REG_PASSIVE_TARGET_d_ac_ap2p | ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r);
  304. st25r3916WriteRegister(ST25R3916_REG_MASK_RX_TIMER, 0x02);
  305. // Mask interrupts
  306. uint32_t clear_irq_mask =
  307. (ST25R3916_IRQ_MASK_RXE | ST25R3916_IRQ_MASK_RXE_PTA | ST25R3916_IRQ_MASK_WU_A_X |
  308. ST25R3916_IRQ_MASK_WU_A);
  309. st25r3916EnableInterrupts(clear_irq_mask);
  310. // Set 4 or 7 bytes UID
  311. if(nfc_data->uid_len == 4) {
  312. st25r3916ChangeRegisterBits(
  313. ST25R3916_REG_AUX, ST25R3916_REG_AUX_nfc_id_mask, ST25R3916_REG_AUX_nfc_id_4bytes);
  314. } else {
  315. st25r3916ChangeRegisterBits(
  316. ST25R3916_REG_AUX, ST25R3916_REG_AUX_nfc_id_mask, ST25R3916_REG_AUX_nfc_id_7bytes);
  317. }
  318. // Write PT Memory
  319. uint8_t pt_memory[15] = {};
  320. memcpy(pt_memory, nfc_data->uid, nfc_data->uid_len);
  321. pt_memory[10] = nfc_data->atqa[0];
  322. pt_memory[11] = nfc_data->atqa[1];
  323. if(nfc_data->uid_len == 4) {
  324. pt_memory[12] = nfc_data->sak & ~FURI_HAL_NFC_UID_INCOMPLETE;
  325. } else {
  326. pt_memory[12] = FURI_HAL_NFC_UID_INCOMPLETE;
  327. }
  328. pt_memory[13] = nfc_data->sak & ~FURI_HAL_NFC_UID_INCOMPLETE;
  329. pt_memory[14] = nfc_data->sak & ~FURI_HAL_NFC_UID_INCOMPLETE;
  330. st25r3916WritePTMem(pt_memory, sizeof(pt_memory));
  331. // Go to sense
  332. st25r3916ExecuteCommand(ST25R3916_CMD_GOTO_SENSE);
  333. }
  334. void rfal_interrupt_callback_handler() {
  335. furi_event_flag_set(event, EVENT_FLAG_INTERRUPT);
  336. }
  337. void rfal_state_changed_callback(void* context) {
  338. UNUSED(context);
  339. furi_event_flag_set(event, EVENT_FLAG_STATE_CHANGED);
  340. }
  341. void furi_hal_nfc_stop() {
  342. if(event) {
  343. furi_event_flag_set(event, EVENT_FLAG_STOP);
  344. }
  345. }
  346. bool furi_hal_nfc_emulate_nfca(
  347. uint8_t* uid,
  348. uint8_t uid_len,
  349. uint8_t* atqa,
  350. uint8_t sak,
  351. FuriHalNfcEmulateCallback callback,
  352. void* context,
  353. uint32_t timeout) {
  354. rfalSetUpperLayerCallback(rfal_interrupt_callback_handler);
  355. rfal_set_state_changed_callback(rfal_state_changed_callback);
  356. rfalLmConfPA config;
  357. config.nfcidLen = uid_len;
  358. memcpy(config.nfcid, uid, uid_len);
  359. memcpy(config.SENS_RES, atqa, RFAL_LM_SENS_RES_LEN);
  360. config.SEL_RES = sak;
  361. uint8_t buff_rx[256];
  362. uint16_t buff_rx_size = 256;
  363. uint16_t buff_rx_len = 0;
  364. uint8_t buff_tx[1040];
  365. uint16_t buff_tx_len = 0;
  366. uint32_t data_type = FURI_HAL_NFC_TXRX_DEFAULT;
  367. rfalLowPowerModeStop();
  368. if(rfalListenStart(
  369. RFAL_LM_MASK_NFCA,
  370. &config,
  371. NULL,
  372. NULL,
  373. buff_rx,
  374. rfalConvBytesToBits(buff_rx_size),
  375. &buff_rx_len)) {
  376. rfalListenStop();
  377. FURI_LOG_E(TAG, "Failed to start listen mode");
  378. return false;
  379. }
  380. while(true) {
  381. buff_rx_len = 0;
  382. buff_tx_len = 0;
  383. uint32_t flag = furi_event_flag_wait(event, EVENT_FLAG_ALL, FuriFlagWaitAny, timeout);
  384. if(flag == FuriFlagErrorTimeout || flag == EVENT_FLAG_STOP) {
  385. break;
  386. }
  387. bool data_received = false;
  388. buff_rx_len = 0;
  389. rfalWorker();
  390. rfalLmState state = rfalListenGetState(&data_received, NULL);
  391. if(data_received) {
  392. rfalTransceiveBlockingRx();
  393. if(nfca_emulation_handler(buff_rx, buff_rx_len, buff_tx, &buff_tx_len)) {
  394. if(rfalListenSleepStart(
  395. RFAL_LM_STATE_SLEEP_A,
  396. buff_rx,
  397. rfalConvBytesToBits(buff_rx_size),
  398. &buff_rx_len)) {
  399. FURI_LOG_E(TAG, "Failed to enter sleep mode");
  400. break;
  401. } else {
  402. continue;
  403. }
  404. }
  405. if(buff_tx_len) {
  406. ReturnCode ret = rfalTransceiveBitsBlockingTx(
  407. buff_tx,
  408. buff_tx_len,
  409. buff_rx,
  410. sizeof(buff_rx),
  411. &buff_rx_len,
  412. data_type,
  413. RFAL_FWT_NONE);
  414. if(ret) {
  415. FURI_LOG_E(TAG, "Tranceive failed with status %d", ret);
  416. break;
  417. }
  418. continue;
  419. }
  420. if((state == RFAL_LM_STATE_ACTIVE_A || state == RFAL_LM_STATE_ACTIVE_Ax)) {
  421. if(callback) {
  422. callback(buff_rx, buff_rx_len, buff_tx, &buff_tx_len, &data_type, context);
  423. }
  424. if(!rfalIsExtFieldOn()) {
  425. break;
  426. }
  427. if(buff_tx_len) {
  428. if(buff_tx_len == UINT16_MAX) buff_tx_len = 0;
  429. ReturnCode ret = rfalTransceiveBitsBlockingTx(
  430. buff_tx,
  431. buff_tx_len,
  432. buff_rx,
  433. sizeof(buff_rx),
  434. &buff_rx_len,
  435. data_type,
  436. RFAL_FWT_NONE);
  437. if(ret) {
  438. FURI_LOG_E(TAG, "Tranceive failed with status %d", ret);
  439. continue;
  440. }
  441. } else {
  442. break;
  443. }
  444. }
  445. }
  446. }
  447. rfalListenStop();
  448. return true;
  449. }
  450. static bool furi_hal_nfc_transparent_tx_rx(FuriHalNfcTxRxContext* tx_rx, uint16_t timeout_ms) {
  451. furi_assert(tx_rx->nfca_signal);
  452. bool ret = false;
  453. // Start transparent mode
  454. st25r3916ExecuteCommand(ST25R3916_CMD_TRANSPARENT_MODE);
  455. // Reconfigure gpio for Transparent mode
  456. furi_hal_spi_bus_handle_deinit(&furi_hal_spi_bus_handle_nfc);
  457. // Send signal
  458. FURI_CRITICAL_ENTER();
  459. nfca_signal_encode(tx_rx->nfca_signal, tx_rx->tx_data, tx_rx->tx_bits, tx_rx->tx_parity);
  460. digital_signal_send(tx_rx->nfca_signal->tx_signal, &gpio_spi_r_mosi);
  461. FURI_CRITICAL_EXIT();
  462. furi_hal_gpio_write(&gpio_spi_r_mosi, false);
  463. // Configure gpio back to SPI and exit transparent
  464. furi_hal_spi_bus_handle_init(&furi_hal_spi_bus_handle_nfc);
  465. st25r3916ExecuteCommand(ST25R3916_CMD_UNMASK_RECEIVE_DATA);
  466. // Manually wait for interrupt
  467. furi_hal_gpio_init(&gpio_nfc_irq_rfid_pull, GpioModeInput, GpioPullDown, GpioSpeedVeryHigh);
  468. st25r3916ClearAndEnableInterrupts(ST25R3916_IRQ_MASK_RXE);
  469. if(tx_rx->sniff_tx) {
  470. tx_rx->sniff_tx(tx_rx->tx_data, tx_rx->tx_bits, false, tx_rx->sniff_context);
  471. }
  472. uint32_t irq = 0;
  473. uint8_t rxe = 0;
  474. uint32_t start = DWT->CYCCNT;
  475. while(true) {
  476. if(!rfalIsExtFieldOn()) {
  477. return false;
  478. }
  479. if(furi_hal_gpio_read(&gpio_nfc_irq_rfid_pull) == true) {
  480. st25r3916ReadRegister(ST25R3916_REG_IRQ_MAIN, &rxe);
  481. if(rxe & (1 << 4)) {
  482. irq = 1;
  483. break;
  484. }
  485. }
  486. uint32_t timeout = DWT->CYCCNT - start;
  487. if(timeout / furi_hal_cortex_instructions_per_microsecond() > timeout_ms * 1000) {
  488. FURI_LOG_D(TAG, "Interrupt waiting timeout");
  489. break;
  490. }
  491. }
  492. if(irq) {
  493. uint8_t fifo_stat[2];
  494. st25r3916ReadMultipleRegisters(
  495. ST25R3916_REG_FIFO_STATUS1, fifo_stat, ST25R3916_FIFO_STATUS_LEN);
  496. uint16_t len =
  497. ((((uint16_t)fifo_stat[1] & ST25R3916_REG_FIFO_STATUS2_fifo_b_mask) >>
  498. ST25R3916_REG_FIFO_STATUS2_fifo_b_shift)
  499. << RFAL_BITS_IN_BYTE);
  500. len |= (((uint16_t)fifo_stat[0]) & 0x00FFU);
  501. uint8_t rx[100];
  502. st25r3916ReadFifo(rx, len);
  503. tx_rx->rx_bits = len * 8;
  504. memcpy(tx_rx->rx_data, rx, len);
  505. if(tx_rx->sniff_rx) {
  506. tx_rx->sniff_rx(tx_rx->rx_data, tx_rx->rx_bits, false, tx_rx->sniff_context);
  507. }
  508. ret = true;
  509. } else {
  510. FURI_LOG_E(TAG, "Timeout error");
  511. ret = false;
  512. }
  513. st25r3916ClearInterrupts();
  514. return ret;
  515. }
  516. static uint32_t furi_hal_nfc_tx_rx_get_flag(FuriHalNfcTxRxType type) {
  517. uint32_t flags = 0;
  518. if(type == FuriHalNfcTxRxTypeRxNoCrc) {
  519. flags = RFAL_TXRX_FLAGS_CRC_RX_KEEP;
  520. } else if(type == FuriHalNfcTxRxTypeRxKeepPar) {
  521. flags = RFAL_TXRX_FLAGS_CRC_TX_MANUAL | RFAL_TXRX_FLAGS_CRC_RX_KEEP |
  522. RFAL_TXRX_FLAGS_PAR_RX_KEEP;
  523. } else if(type == FuriHalNfcTxRxTypeRaw) {
  524. flags = RFAL_TXRX_FLAGS_CRC_TX_MANUAL | RFAL_TXRX_FLAGS_CRC_RX_KEEP |
  525. RFAL_TXRX_FLAGS_PAR_RX_KEEP | RFAL_TXRX_FLAGS_PAR_TX_NONE;
  526. } else if(type == FuriHalNfcTxRxTypeRxRaw) {
  527. flags = RFAL_TXRX_FLAGS_CRC_TX_MANUAL | RFAL_TXRX_FLAGS_CRC_RX_KEEP |
  528. RFAL_TXRX_FLAGS_PAR_RX_KEEP | RFAL_TXRX_FLAGS_PAR_TX_NONE;
  529. }
  530. return flags;
  531. }
  532. static uint16_t furi_hal_nfc_data_and_parity_to_bitstream(
  533. uint8_t* data,
  534. uint16_t len,
  535. uint8_t* parity,
  536. uint8_t* out) {
  537. furi_assert(data);
  538. furi_assert(out);
  539. uint8_t next_par_bit = 0;
  540. uint16_t curr_bit_pos = 0;
  541. for(uint16_t i = 0; i < len; i++) {
  542. next_par_bit = FURI_BIT(parity[i / 8], 7 - (i % 8));
  543. if(curr_bit_pos % 8 == 0) {
  544. out[curr_bit_pos / 8] = data[i];
  545. curr_bit_pos += 8;
  546. out[curr_bit_pos / 8] = next_par_bit;
  547. curr_bit_pos++;
  548. } else {
  549. out[curr_bit_pos / 8] |= data[i] << curr_bit_pos % 8;
  550. out[curr_bit_pos / 8 + 1] = data[i] >> (8 - curr_bit_pos % 8);
  551. out[curr_bit_pos / 8 + 1] |= next_par_bit << curr_bit_pos % 8;
  552. curr_bit_pos += 9;
  553. }
  554. }
  555. return curr_bit_pos;
  556. }
  557. uint16_t furi_hal_nfc_bitstream_to_data_and_parity(
  558. uint8_t* in_buff,
  559. uint16_t in_buff_bits,
  560. uint8_t* out_data,
  561. uint8_t* out_parity) {
  562. if(in_buff_bits % 9 != 0) {
  563. return 0;
  564. }
  565. uint8_t curr_byte = 0;
  566. uint16_t bit_processed = 0;
  567. memset(out_parity, 0, in_buff_bits / 9);
  568. while(bit_processed < in_buff_bits) {
  569. out_data[curr_byte] = in_buff[bit_processed / 8] >> bit_processed % 8;
  570. out_data[curr_byte] |= in_buff[bit_processed / 8 + 1] << (8 - bit_processed % 8);
  571. out_parity[curr_byte / 8] |= FURI_BIT(in_buff[bit_processed / 8 + 1], bit_processed % 8)
  572. << (7 - curr_byte % 8);
  573. bit_processed += 9;
  574. curr_byte++;
  575. }
  576. return curr_byte;
  577. }
  578. bool furi_hal_nfc_tx_rx(FuriHalNfcTxRxContext* tx_rx, uint16_t timeout_ms) {
  579. furi_assert(tx_rx);
  580. ReturnCode ret;
  581. rfalNfcState state = RFAL_NFC_STATE_ACTIVATED;
  582. uint8_t temp_tx_buff[FURI_HAL_NFC_DATA_BUFF_SIZE] = {};
  583. uint16_t temp_tx_bits = 0;
  584. uint8_t* temp_rx_buff = NULL;
  585. uint16_t* temp_rx_bits = NULL;
  586. if(tx_rx->tx_rx_type == FuriHalNfcTxRxTransparent) {
  587. return furi_hal_nfc_transparent_tx_rx(tx_rx, timeout_ms);
  588. }
  589. // Prepare data for FIFO if necessary
  590. uint32_t flags = furi_hal_nfc_tx_rx_get_flag(tx_rx->tx_rx_type);
  591. if(tx_rx->tx_rx_type == FuriHalNfcTxRxTypeRaw) {
  592. temp_tx_bits = furi_hal_nfc_data_and_parity_to_bitstream(
  593. tx_rx->tx_data, tx_rx->tx_bits / 8, tx_rx->tx_parity, temp_tx_buff);
  594. ret = rfalNfcDataExchangeCustomStart(
  595. temp_tx_buff, temp_tx_bits, &temp_rx_buff, &temp_rx_bits, RFAL_FWT_NONE, flags);
  596. } else {
  597. ret = rfalNfcDataExchangeCustomStart(
  598. tx_rx->tx_data, tx_rx->tx_bits, &temp_rx_buff, &temp_rx_bits, RFAL_FWT_NONE, flags);
  599. }
  600. if(ret != ERR_NONE) {
  601. FURI_LOG_E(TAG, "Failed to start data exchange");
  602. return false;
  603. }
  604. if(tx_rx->sniff_tx) {
  605. bool crc_dropped = !(flags & RFAL_TXRX_FLAGS_CRC_TX_MANUAL);
  606. tx_rx->sniff_tx(tx_rx->tx_data, tx_rx->tx_bits, crc_dropped, tx_rx->sniff_context);
  607. }
  608. uint32_t start = DWT->CYCCNT;
  609. while(state != RFAL_NFC_STATE_DATAEXCHANGE_DONE) {
  610. rfalNfcWorker();
  611. state = rfalNfcGetState();
  612. ret = rfalNfcDataExchangeGetStatus();
  613. if(ret == ERR_BUSY) {
  614. if(DWT->CYCCNT - start > timeout_ms * clocks_in_ms) {
  615. FURI_LOG_D(TAG, "Timeout during data exchange");
  616. return false;
  617. }
  618. continue;
  619. } else {
  620. start = DWT->CYCCNT;
  621. }
  622. furi_delay_tick(1);
  623. }
  624. if(tx_rx->tx_rx_type == FuriHalNfcTxRxTypeRaw ||
  625. tx_rx->tx_rx_type == FuriHalNfcTxRxTypeRxRaw) {
  626. tx_rx->rx_bits = 8 * furi_hal_nfc_bitstream_to_data_and_parity(
  627. temp_rx_buff, *temp_rx_bits, tx_rx->rx_data, tx_rx->rx_parity);
  628. } else {
  629. memcpy(tx_rx->rx_data, temp_rx_buff, MIN(*temp_rx_bits / 8, FURI_HAL_NFC_DATA_BUFF_SIZE));
  630. tx_rx->rx_bits = *temp_rx_bits;
  631. }
  632. if(tx_rx->sniff_rx) {
  633. bool crc_dropped = !(flags & RFAL_TXRX_FLAGS_CRC_RX_KEEP);
  634. tx_rx->sniff_rx(tx_rx->rx_data, tx_rx->rx_bits, crc_dropped, tx_rx->sniff_context);
  635. }
  636. return true;
  637. }
  638. bool furi_hal_nfc_tx_rx_full(FuriHalNfcTxRxContext* tx_rx) {
  639. uint16_t part_len_bytes;
  640. if(!furi_hal_nfc_tx_rx(tx_rx, 1000)) {
  641. return false;
  642. }
  643. while(tx_rx->rx_bits && tx_rx->rx_data[0] == 0xAF) {
  644. FuriHalNfcTxRxContext tmp = *tx_rx;
  645. tmp.tx_data[0] = 0xAF;
  646. tmp.tx_bits = 8;
  647. if(!furi_hal_nfc_tx_rx(&tmp, 1000)) {
  648. return false;
  649. }
  650. part_len_bytes = tmp.rx_bits / 8;
  651. if(part_len_bytes > FURI_HAL_NFC_DATA_BUFF_SIZE - tx_rx->rx_bits / 8) {
  652. FURI_LOG_W(TAG, "Overrun rx buf");
  653. return false;
  654. }
  655. if(part_len_bytes == 0) {
  656. FURI_LOG_W(TAG, "Empty 0xAF response");
  657. return false;
  658. }
  659. memcpy(tx_rx->rx_data + tx_rx->rx_bits / 8, tmp.rx_data + 1, part_len_bytes - 1);
  660. tx_rx->rx_data[0] = tmp.rx_data[0];
  661. tx_rx->rx_bits += 8 * (part_len_bytes - 1);
  662. }
  663. return true;
  664. }
  665. void furi_hal_nfc_sleep() {
  666. rfalNfcDeactivate(false);
  667. rfalLowPowerModeStart();
  668. }
  669. FuriHalNfcReturn furi_hal_nfc_ll_set_mode(FuriHalNfcMode mode, FuriHalNfcBitrate txBR, FuriHalNfcBitrate rxBR) {
  670. return rfalSetMode((rfalMode)mode, (rfalBitRate)txBR, (rfalBitRate)rxBR);
  671. }
  672. void furi_hal_nfc_ll_set_error_handling(FuriHalNfcErrorHandling eHandling) {
  673. rfalSetErrorHandling((rfalEHandling)eHandling);
  674. }
  675. void furi_hal_nfc_ll_set_guard_time(uint32_t cycles) {
  676. rfalSetGT(cycles);
  677. }
  678. void furi_hal_nfc_ll_set_fdt_listen(uint32_t cycles) {
  679. rfalSetFDTListen(cycles);
  680. }
  681. void furi_hal_nfc_ll_set_fdt_poll(uint32_t FDTPoll) {
  682. rfalSetFDTPoll(FDTPoll);
  683. }
  684. void furi_hal_nfc_ll_txrx_on() {
  685. st25r3916TxRxOn();
  686. }
  687. void furi_hal_nfc_ll_txrx_off() {
  688. st25r3916TxRxOff();
  689. }
  690. FuriHalNfcReturn furi_hal_nfc_ll_txrx(
  691. uint8_t* txBuf,
  692. uint16_t txBufLen,
  693. uint8_t* rxBuf,
  694. uint16_t rxBufLen,
  695. uint16_t* actLen,
  696. uint32_t flags,
  697. uint32_t fwt) {
  698. return rfalTransceiveBlockingTxRx(txBuf, txBufLen, rxBuf, rxBufLen, actLen, flags, fwt);
  699. }
  700. void furi_hal_nfc_ll_poll() {
  701. rfalWorker();
  702. }