imu_lsm6dso.c 2.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. #include "imu_lsm6dso.h"
  2. stmdev_ctx_t lsm6dso_ctx;
  3. int32_t lsm6dso_write_i2c(void* handle, uint8_t reg_addr, uint8_t* data, uint16_t len) {
  4. if(furi_hal_i2c_write_mem(handle, LSM6DSO_DEV_ADDRESS, reg_addr, data, len, 50))
  5. return 0;
  6. return -2;
  7. }
  8. int32_t lsm6dso_read_i2c(void* handle, uint8_t reg_addr, uint8_t* read_data, uint16_t len) {
  9. if(furi_hal_i2c_read_mem(handle, LSM6DSO_DEV_ADDRESS, reg_addr, read_data, len, 50))
  10. return 0;
  11. return -2;
  12. }
  13. bool lsm6dso_begin() {
  14. FURI_LOG_I(LSM6DSO_TAG, "Init LSM6DSOTR-C");
  15. if(!furi_hal_i2c_is_device_ready(&furi_hal_i2c_handle_external, LSM6DSO_DEV_ADDRESS, 50)) {
  16. FURI_LOG_E(LSM6DSO_TAG, "Not ready");
  17. return false;
  18. }
  19. lsm6dso_ctx.write_reg = lsm6dso_write_i2c;
  20. lsm6dso_ctx.read_reg = lsm6dso_read_i2c;
  21. lsm6dso_ctx.mdelay = furi_delay_ms;
  22. lsm6dso_ctx.handle = &furi_hal_i2c_handle_external;
  23. uint8_t whoami;
  24. lsm6dso_device_id_get(&lsm6dso_ctx, &whoami);
  25. if(whoami != LSM6DSO_ID) {
  26. FURI_LOG_I(LSM6DSO_TAG, "Unknown model: %x", (int)whoami);
  27. return false;
  28. }
  29. lsm6dso_reset_set(&lsm6dso_ctx, PROPERTY_ENABLE);
  30. uint8_t rst = PROPERTY_ENABLE;
  31. while(rst) lsm6dso_reset_get(&lsm6dso_ctx, &rst);
  32. lsm6dso_block_data_update_set(&lsm6dso_ctx, PROPERTY_ENABLE);
  33. lsm6dso_fifo_mode_set(&lsm6dso_ctx, LSM6DSO_BYPASS_MODE);
  34. lsm6dso_xl_data_rate_set(&lsm6dso_ctx, LSM6DSO_XL_ODR_104Hz);
  35. lsm6dso_xl_full_scale_set(&lsm6dso_ctx, LSM6DSO_4g);
  36. //lsm6dso_xl_lp1_bandwidth_set(&lsm6dso_ctx, LSM6DSO_XL_LP1_ODR_DIV_4);
  37. //lsm6dso_aux_gy_lp1_bandwidth_set() ???
  38. lsm6dso_gy_data_rate_set(&lsm6dso_ctx, LSM6DSO_GY_ODR_104Hz);
  39. lsm6dso_gy_full_scale_set(&lsm6dso_ctx, LSM6DSO_2000dps);
  40. lsm6dso_gy_power_mode_set(&lsm6dso_ctx, LSM6DSO_GY_HIGH_PERFORMANCE);
  41. //lsm6dso_gy_band_pass_set(&lsm6dso_ctx, LSM6DSO_LP2_ONLY);
  42. FURI_LOG_I(LSM6DSO_TAG, "Init OK");
  43. return true;
  44. }
  45. void lsm6dso_end() {
  46. lsm6dso_xl_data_rate_set(&lsm6dso_ctx, LSM6DSO_XL_ODR_OFF);
  47. lsm6dso_gy_data_rate_set(&lsm6dso_ctx, LSM6DSO_GY_ODR_OFF);
  48. }
  49. int lsm6dso_read(double* vec) {
  50. int ret = 0;
  51. int16_t data[3];
  52. lsm6dso_reg_t reg;
  53. lsm6dso_status_reg_get(&lsm6dso_ctx, &reg.status_reg);
  54. if(reg.status_reg.xlda) {
  55. lsm6dso_acceleration_raw_get(&lsm6dso_ctx, data);
  56. vec[2] = (double)lsm6dso_from_fs2_to_mg(data[0]) / 1000;
  57. vec[0] = (double)lsm6dso_from_fs2_to_mg(data[1]) / 1000;
  58. vec[1] = (double)lsm6dso_from_fs2_to_mg(data[2]) / 1000;
  59. ret |= ACC_DATA_READY;
  60. }
  61. if(reg.status_reg.gda) {
  62. lsm6dso_angular_rate_raw_get(&lsm6dso_ctx, data);
  63. vec[5] = (double)lsm6dso_from_fs2000_to_mdps(data[0]) * LSM6DSO_DEG_TO_RAD / 1000;
  64. vec[3] = (double)lsm6dso_from_fs2000_to_mdps(data[1]) * LSM6DSO_DEG_TO_RAD / 1000;
  65. vec[4] = (double)lsm6dso_from_fs2000_to_mdps(data[2]) * LSM6DSO_DEG_TO_RAD / 1000;
  66. ret |= GYR_DATA_READY;
  67. }
  68. return ret;
  69. }