imu_lsm6ds3trc.c 3.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. #include "imu_lsm6ds3trc.h"
  2. static const double LSM6DS3_DEG_TO_RAD = 0.017453292519943295769236907684886;
  3. stmdev_ctx_t lsm6ds3trc_ctx;
  4. int32_t lsm6ds3trc_write_i2c(void* handle, uint8_t reg_addr, const uint8_t* data, uint16_t len) {
  5. if(furi_hal_i2c_write_mem(handle, LSM6DS3_ADDRESS, reg_addr, (uint8_t*)data, len, 50))
  6. return 0;
  7. return -1;
  8. }
  9. int32_t lsm6ds3trc_read_i2c(void* handle, uint8_t reg_addr, uint8_t* read_data, uint16_t len) {
  10. if(furi_hal_i2c_read_mem(handle, LSM6DS3_ADDRESS, reg_addr, read_data, len, 50)) return 0;
  11. return -1;
  12. }
  13. bool lsm6ds3trc_begin() {
  14. FURI_LOG_I(LSM6DS3_TAG, "Init LSM6DS3TR-C");
  15. if(!furi_hal_i2c_is_device_ready(&furi_hal_i2c_handle_external, LSM6DS3_ADDRESS, 50)) {
  16. FURI_LOG_E(LSM6DS3_TAG, "Not ready");
  17. return false;
  18. }
  19. lsm6ds3trc_ctx.write_reg = lsm6ds3trc_write_i2c;
  20. lsm6ds3trc_ctx.read_reg = lsm6ds3trc_read_i2c;
  21. lsm6ds3trc_ctx.mdelay = furi_delay_ms;
  22. lsm6ds3trc_ctx.handle = &furi_hal_i2c_handle_external;
  23. uint8_t whoami;
  24. lsm6ds3tr_c_device_id_get(&lsm6ds3trc_ctx, &whoami);
  25. if(whoami != LSM6DS3TR_C_ID) {
  26. FURI_LOG_I(LSM6DS3_TAG, "Unknown model: %x", (int)whoami);
  27. return false;
  28. }
  29. lsm6ds3tr_c_reset_set(&lsm6ds3trc_ctx, PROPERTY_ENABLE);
  30. uint8_t rst = PROPERTY_ENABLE;
  31. while(rst) lsm6ds3tr_c_reset_get(&lsm6ds3trc_ctx, &rst);
  32. lsm6ds3tr_c_block_data_update_set(&lsm6ds3trc_ctx, PROPERTY_ENABLE);
  33. lsm6ds3tr_c_fifo_mode_set(&lsm6ds3trc_ctx, LSM6DS3TR_C_BYPASS_MODE);
  34. lsm6ds3tr_c_xl_data_rate_set(&lsm6ds3trc_ctx, LSM6DS3TR_C_XL_ODR_104Hz);
  35. lsm6ds3tr_c_xl_full_scale_set(&lsm6ds3trc_ctx, LSM6DS3TR_C_4g);
  36. lsm6ds3tr_c_xl_lp1_bandwidth_set(&lsm6ds3trc_ctx, LSM6DS3TR_C_XL_LP1_ODR_DIV_4);
  37. lsm6ds3tr_c_gy_data_rate_set(&lsm6ds3trc_ctx, LSM6DS3TR_C_GY_ODR_104Hz);
  38. lsm6ds3tr_c_gy_full_scale_set(&lsm6ds3trc_ctx, LSM6DS3TR_C_2000dps);
  39. lsm6ds3tr_c_gy_power_mode_set(&lsm6ds3trc_ctx, LSM6DS3TR_C_GY_HIGH_PERFORMANCE);
  40. lsm6ds3tr_c_gy_band_pass_set(&lsm6ds3trc_ctx, LSM6DS3TR_C_LP2_ONLY);
  41. FURI_LOG_I(LSM6DS3_TAG, "Init OK");
  42. return true;
  43. }
  44. void lsm6ds3trc_end() {
  45. lsm6ds3tr_c_xl_data_rate_set(&lsm6ds3trc_ctx, LSM6DS3TR_C_XL_ODR_OFF);
  46. lsm6ds3tr_c_gy_data_rate_set(&lsm6ds3trc_ctx, LSM6DS3TR_C_GY_ODR_OFF);
  47. }
  48. int lsm6ds3trc_read(double* vec) {
  49. int ret = 0;
  50. int16_t data[3];
  51. lsm6ds3tr_c_reg_t reg;
  52. lsm6ds3tr_c_status_reg_get(&lsm6ds3trc_ctx, &reg.status_reg);
  53. if(reg.status_reg.xlda) {
  54. lsm6ds3tr_c_acceleration_raw_get(&lsm6ds3trc_ctx, data);
  55. vec[2] = (double)lsm6ds3tr_c_from_fs2g_to_mg(data[0]) / 1000;
  56. vec[0] = (double)lsm6ds3tr_c_from_fs2g_to_mg(data[1]) / 1000;
  57. vec[1] = (double)lsm6ds3tr_c_from_fs2g_to_mg(data[2]) / 1000;
  58. ret |= ACC_DATA_READY;
  59. }
  60. if(reg.status_reg.gda) {
  61. lsm6ds3tr_c_angular_rate_raw_get(&lsm6ds3trc_ctx, data);
  62. vec[5] = (double)lsm6ds3tr_c_from_fs2000dps_to_mdps(data[0]) * LSM6DS3_DEG_TO_RAD / 1000;
  63. vec[3] = (double)lsm6ds3tr_c_from_fs2000dps_to_mdps(data[1]) * LSM6DS3_DEG_TO_RAD / 1000;
  64. vec[4] = (double)lsm6ds3tr_c_from_fs2000dps_to_mdps(data[2]) * LSM6DS3_DEG_TO_RAD / 1000;
  65. ret |= GYR_DATA_READY;
  66. }
  67. return ret;
  68. }