custom_presets.h 6.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192
  1. #include <cc1101.h>
  2. /* This is how to configure registers MDMCFG3 and MDMCFG4.
  3. *
  4. * Data rate kBaud setting:
  5. *
  6. * MDMCFG3 is the data rate mantissa, the exponent is in MDMCFG4,
  7. * last 4 bits of the register.
  8. *
  9. * The rate (assuming 26Mhz crystal) is calculated as follows:
  10. *
  11. * ((256+MDMCFG3)*(2^MDMCFG4:0..3bits)) / 2^28 * 26000000.
  12. *
  13. * For instance for the default values of MDMCFG3[0..3] (34) and MDMCFG4 (12):
  14. *
  15. * ((256+34)*(2^12))/(2^28)*26000000 = 115051.2688000000, that is 115KBaud
  16. *
  17. * Bandwidth filter setting:
  18. *
  19. * BW filter as just 16 possibilities depending on how the first nibble
  20. * (first 4 bits) of the MDMCFG4 bits are set. Instead of providing the
  21. * formula, it is simpler to show all the values of the nibble and the
  22. * corresponding bandwidth filter.
  23. *
  24. * 0 812khz
  25. * 1 650khz
  26. * 2 541khz
  27. * 3 464khz
  28. * 4 406khz
  29. * 5 325khz
  30. * 6 270khz
  31. * 7 232khz
  32. * 8 203khz
  33. * 9 162khz
  34. * a 135khz
  35. * b 116khz
  36. * c 102khz
  37. * d 82 khz
  38. * e 68 khz
  39. * f 58 khz
  40. *
  41. * FSK deviation is controlled by the DEVIATION register. In Ruby:
  42. *
  43. * dev = (26000000.0/2**17)*(8+(deviation&7))*(2**(deviation>>4&7))
  44. *
  45. * deviation&7 (last three bits) is the deviation mantissa, while
  46. * deviation>>4&7 (bits 6,5,4) are the exponent.
  47. *
  48. * Deviations values according to certain configuration of DEVIATION:
  49. *
  50. * 0x04 -> 2.380371 kHz
  51. * 0x24 -> 9.521484 kHz
  52. * 0x34 -> 19.042969 Khz
  53. * 0x40 -> 25.390625 Khz
  54. * 0x43 -> 34.912109 Khz
  55. * 0x45 -> 41.259765 Khz
  56. * 0x47 -> 47.607422 kHz
  57. */
  58. /* 20 KBaud, 2FSK, 28.56 kHz deviation, 325 Khz bandwidth filter. */
  59. static uint8_t protoview_subghz_tpms1_async_regs[][2] = {
  60. /* GPIO GD0 */
  61. {CC1101_IOCFG0, 0x0D}, // GD0 as async serial data output/input
  62. /* Frequency Synthesizer Control */
  63. {CC1101_FSCTRL1, 0x06}, // IF = (26*10^6) / (2^10) * 0x06 = 152343.75Hz
  64. /* Packet engine */
  65. {CC1101_PKTCTRL0, 0x32}, // Async, continious, no whitening
  66. {CC1101_PKTCTRL1, 0x04},
  67. // // Modem Configuration
  68. {CC1101_MDMCFG0, 0x00},
  69. {CC1101_MDMCFG1, 0x02},
  70. {CC1101_MDMCFG2, 0x04}, // Format 2-FSK/FM, No preamble/sync, Disable (current optimized). Other code reading TPMS uses GFSK, but should be the same when in RX mode.
  71. {CC1101_MDMCFG3, 0x93}, // Data rate is 20kBaud
  72. {CC1101_MDMCFG4, 0x59}, // Rx bandwidth filter is 325 kHz
  73. {CC1101_DEVIATN, 0x41}, // Deviation 28.56 kHz
  74. /* Main Radio Control State Machine */
  75. {CC1101_MCSM0, 0x18}, // Autocalibrate on idle-to-rx/tx, PO_TIMEOUT is 64 cycles(149-155us)
  76. /* Frequency Offset Compensation Configuration */
  77. {CC1101_FOCCFG,
  78. 0x16}, // no frequency offset compensation, POST_K same as PRE_K, PRE_K is 4K, GATE is off
  79. /* Automatic Gain Control */
  80. {CC1101_AGCCTRL0,
  81. 0x91}, //10 - Medium hysteresis, medium asymmetric dead zone, medium gain ; 01 - 16 samples agc; 00 - Normal AGC, 01 - 8dB boundary
  82. {CC1101_AGCCTRL1,
  83. 0x00}, // 0; 0 - LNA 2 gain is decreased to minimum before decreasing LNA gain; 00 - Relative carrier sense threshold disabled; 0000 - RSSI to MAIN_TARGET
  84. {CC1101_AGCCTRL2, 0x07}, // 00 - DVGA all; 000 - MAX LNA+LNA2; 111 - MAIN_TARGET 42 dB
  85. /* Wake on radio and timeouts control */
  86. {CC1101_WORCTRL, 0xFB}, // WOR_RES is 2^15 periods (0.91 - 0.94 s) 16.5 - 17.2 hours
  87. /* Frontend configuration */
  88. {CC1101_FREND0, 0x10}, // Adjusts current TX LO buffer
  89. {CC1101_FREND1, 0x56},
  90. /* End */
  91. {0, 0},
  92. };
  93. /* 40 KBaud, 2FSK, 19 kHz deviation, 102 Khz bandwidth filter. */
  94. static uint8_t protoview_subghz_tpms2_async_regs[][2] = {
  95. /* GPIO GD0 */
  96. {CC1101_IOCFG0, 0x0D}, // GD0 as async serial data output/input
  97. /* Frequency Synthesizer Control */
  98. {CC1101_FSCTRL1, 0x06}, // IF = (26*10^6) / (2^10) * 0x06 = 152343.75Hz
  99. /* Packet engine */
  100. {CC1101_PKTCTRL0, 0x32}, // Async, continious, no whitening
  101. {CC1101_PKTCTRL1, 0x04},
  102. // // Modem Configuration
  103. {CC1101_MDMCFG0, 0x00},
  104. {CC1101_MDMCFG1, 0x02},
  105. {CC1101_MDMCFG2, 0x04}, // Format 2-FSK/FM, No preamble/sync, Disable (current optimized). Other code reading TPMS uses GFSK, but should be the same when in RX mode.
  106. {CC1101_MDMCFG3, 0x93}, // Data rate is 40kBaud
  107. {CC1101_MDMCFG4, 0x6A}, // 6 = BW filter 270kHz, A = Data rate exp
  108. {CC1101_DEVIATN, 0x41}, // Deviation 19.042 kHz
  109. /* Main Radio Control State Machine */
  110. {CC1101_MCSM0, 0x18}, // Autocalibrate on idle-to-rx/tx, PO_TIMEOUT is 64 cycles(149-155us)
  111. /* Frequency Offset Compensation Configuration */
  112. {CC1101_FOCCFG,
  113. 0x16}, // no frequency offset compensation, POST_K same as PRE_K, PRE_K is 4K, GATE is off
  114. /* Automatic Gain Control */
  115. {CC1101_AGCCTRL0,
  116. 0x91}, //10 - Medium hysteresis, medium asymmetric dead zone, medium gain ; 01 - 16 samples agc; 00 - Normal AGC, 01 - 8dB boundary
  117. {CC1101_AGCCTRL1,
  118. 0x00}, // 0; 0 - LNA 2 gain is decreased to minimum before decreasing LNA gain; 00 - Relative carrier sense threshold disabled; 0000 - RSSI to MAIN_TARGET
  119. {CC1101_AGCCTRL2, 0x07}, // 00 - DVGA all; 000 - MAX LNA+LNA2; 111 - MAIN_TARGET 42 dB
  120. /* Wake on radio and timeouts control */
  121. {CC1101_WORCTRL, 0xFB}, // WOR_RES is 2^15 periods (0.91 - 0.94 s) 16.5 - 17.2 hours
  122. /* Frontend configuration */
  123. {CC1101_FREND0, 0x10}, // Adjusts current TX LO buffer
  124. {CC1101_FREND1, 0x56},
  125. /* End */
  126. {0, 0},
  127. };
  128. /* Parameters that should work well for the TPMS PVM C210 sensor. */
  129. static uint8_t protoview_subghz_tpms3_async_regs[][2] = {
  130. /* GPIO GD0 */
  131. {CC1101_IOCFG0, 0x0D}, // GD0 as async serial data output/input
  132. /* Frequency Synthesizer Control */
  133. {CC1101_FSCTRL1, 0x06}, // IF = (26*10^6) / (2^10) * 0x06 = 152343.75Hz
  134. /* Packet engine */
  135. {CC1101_PKTCTRL0, 0x32}, // Async, continious, no whitening
  136. {CC1101_PKTCTRL1, 0x04},
  137. // // Modem Configuration
  138. {CC1101_MDMCFG0, 0x00},
  139. {CC1101_MDMCFG1, 0x02}, // 2 is the channel spacing exponet: not used
  140. {CC1101_MDMCFG2, 0x10}, // GFSK without any other check
  141. {CC1101_MDMCFG3, 0x93}, // Data rate is 20kBaud
  142. {CC1101_MDMCFG4, 0x59}, // Rx bandwidth filter is 325 kHz
  143. {CC1101_DEVIATN, 0x34}, // Deviation 19.04 Khz, works well with TPMS
  144. /* Main Radio Control State Machine */
  145. {CC1101_MCSM0, 0x18}, // Autocalibrate on idle-to-rx/tx, PO_TIMEOUT is 64 cycles(149-155us)
  146. /* Frequency Offset Compensation Configuration */
  147. {CC1101_FOCCFG,
  148. 0x16}, // no frequency offset compensation, POST_K same as PRE_K, PRE_K is 4K, GATE is off
  149. /* Automatic Gain Control */
  150. {CC1101_AGCCTRL0, 0x80},
  151. {CC1101_AGCCTRL1, 0x58},
  152. {CC1101_AGCCTRL2, 0x87},
  153. /* Wake on radio and timeouts control */
  154. {CC1101_WORCTRL, 0xFB}, // WOR_RES is 2^15 periods (0.91 - 0.94 s) 16.5 - 17.2 hours
  155. /* Frontend configuration */
  156. {CC1101_FREND0, 0x10}, // Adjusts current TX LO buffer
  157. {CC1101_FREND1, 0x56},
  158. /* End */
  159. {0, 0},
  160. };