STM32WB55_CM4.svd 1.5 MB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325932693279328932993309331933293339334933593369337933893399340934193429343934493459346934793489349935093519352935393549355935693579358935993609361936293639364936593669367936893699370937193729373937493759376937793789379938093819382938393849385938693879388938993909391939293939394939593969397939893999400940194029403940494059406940794089409941094119412941394149415941694179418941994209421942294239424942594269427942894299430943194329433943494359436943794389439944094419442944394449445944694479448944994509451945294539454945594569457945894599460946194629463946494659466946794689469947094719472947394749475947694779478947994809481948294839484948594869487948894899490949194929493949494959496949794989499950095019502950395049505950695079508950995109511951295139514951595169517951895199520952195229523952495259526952795289529953095319532953395349535953695379538953995409541954295439544954595469547954895499550955195529553955495559556955795589559956095619562956395649565956695679568956995709571957295739574957595769577957895799580958195829583958495859586958795889589959095919592959395949595959695979598959996009601960296039604960596069607960896099610961196129613961496159616961796189619962096219622962396249625962696279628962996309631963296339634963596369637963896399640964196429643964496459646964796489649965096519652965396549655965696579658965996609661966296639664966596669667966896699670967196729673967496759676967796789679968096819682968396849685968696879688968996909691969296939694969596969697969896999700970197029703970497059706970797089709971097119712971397149715971697179718971997209721972297239724972597269727972897299730973197329733973497359736973797389739974097419742974397449745974697479748974997509751975297539754975597569757975897599760976197629763976497659766976797689769977097719772977397749775977697779778977997809781978297839784978597869787978897899790979197929793979497959796979797989799980098019802980398049805980698079808980998109811981298139814981598169817981898199820982198229823982498259826982798289829983098319832983398349835983698379838983998409841984298439844984598469847984898499850985198529853985498559856985798589859986098619862986398649865986698679868986998709871987298739874987598769877987898799880988198829883988498859886988798889889989098919892989398949895989698979898989999009901990299039904990599069907990899099910991199129913991499159916991799189919992099219922992399249925992699279928992999309931993299339934993599369937993899399940994199429943994499459946994799489949995099519952995399549955995699579958995999609961996299639964996599669967996899699970997199729973997499759976997799789979998099819982998399849985998699879988998999909991999299939994999599969997999899991000010001100021000310004100051000610007100081000910010100111001210013100141001510016100171001810019100201002110022100231002410025100261002710028100291003010031100321003310034100351003610037100381003910040100411004210043100441004510046100471004810049100501005110052100531005410055100561005710058100591006010061100621006310064100651006610067100681006910070100711007210073100741007510076100771007810079100801008110082100831008410085100861008710088100891009010091100921009310094100951009610097100981009910100101011010210103101041010510106101071010810109101101011110112101131011410115101161011710118101191012010121101221012310124101251012610127101281012910130101311013210133101341013510136101371013810139101401014110142101431014410145101461014710148101491015010151101521015310154101551015610157101581015910160101611016210163101641016510166101671016810169101701017110172101731017410175101761017710178101791018010181101821018310184101851018610187101881018910190101911019210193101941019510196101971019810199102001020110202102031020410205102061020710208102091021010211102121021310214102151021610217102181021910220102211022210223102241022510226102271022810229102301023110232102331023410235102361023710238102391024010241102421024310244102451024610247102481024910250102511025210253102541025510256102571025810259102601026110262102631026410265102661026710268102691027010271102721027310274102751027610277102781027910280102811028210283102841028510286102871028810289102901029110292102931029410295102961029710298102991030010301103021030310304103051030610307103081030910310103111031210313103141031510316103171031810319103201032110322103231032410325103261032710328103291033010331103321033310334103351033610337103381033910340103411034210343103441034510346103471034810349103501035110352103531035410355103561035710358103591036010361103621036310364103651036610367103681036910370103711037210373103741037510376103771037810379103801038110382103831038410385103861038710388103891039010391103921039310394103951039610397103981039910400104011040210403104041040510406104071040810409104101041110412104131041410415104161041710418104191042010421104221042310424104251042610427104281042910430104311043210433104341043510436104371043810439104401044110442104431044410445104461044710448104491045010451104521045310454104551045610457104581045910460104611046210463104641046510466104671046810469104701047110472104731047410475104761047710478104791048010481104821048310484104851048610487104881048910490104911049210493104941049510496104971049810499105001050110502105031050410505105061050710508105091051010511105121051310514105151051610517105181051910520105211052210523105241052510526105271052810529105301053110532105331053410535105361053710538105391054010541105421054310544105451054610547105481054910550105511055210553105541055510556105571055810559105601056110562105631056410565105661056710568105691057010571105721057310574105751057610577105781057910580105811058210583105841058510586105871058810589105901059110592105931059410595105961059710598105991060010601106021060310604106051060610607106081060910610106111061210613106141061510616106171061810619106201062110622106231062410625106261062710628106291063010631106321063310634106351063610637106381063910640106411064210643106441064510646106471064810649106501065110652106531065410655106561065710658106591066010661106621066310664106651066610667106681066910670106711067210673106741067510676106771067810679106801068110682106831068410685106861068710688106891069010691106921069310694106951069610697106981069910700107011070210703107041070510706107071070810709107101071110712107131071410715107161071710718107191072010721107221072310724107251072610727107281072910730107311073210733107341073510736107371073810739107401074110742107431074410745107461074710748107491075010751107521075310754107551075610757107581075910760107611076210763107641076510766107671076810769107701077110772107731077410775107761077710778107791078010781107821078310784107851078610787107881078910790107911079210793107941079510796107971079810799108001080110802108031080410805108061080710808108091081010811108121081310814108151081610817108181081910820108211082210823108241082510826108271082810829108301083110832108331083410835108361083710838108391084010841108421084310844108451084610847108481084910850108511085210853108541085510856108571085810859108601086110862108631086410865108661086710868108691087010871108721087310874108751087610877108781087910880108811088210883108841088510886108871088810889108901089110892108931089410895108961089710898108991090010901109021090310904109051090610907109081090910910109111091210913109141091510916109171091810919109201092110922109231092410925109261092710928109291093010931109321093310934109351093610937109381093910940109411094210943109441094510946109471094810949109501095110952109531095410955109561095710958109591096010961109621096310964109651096610967109681096910970109711097210973109741097510976109771097810979109801098110982109831098410985109861098710988109891099010991109921099310994109951099610997109981099911000110011100211003110041100511006110071100811009110101101111012110131101411015110161101711018110191102011021110221102311024110251102611027110281102911030110311103211033110341103511036110371103811039110401104111042110431104411045110461104711048110491105011051110521105311054110551105611057110581105911060110611106211063110641106511066110671106811069110701107111072110731107411075110761107711078110791108011081110821108311084110851108611087110881108911090110911109211093110941109511096110971109811099111001110111102111031110411105111061110711108111091111011111111121111311114111151111611117111181111911120111211112211123111241112511126111271112811129111301113111132111331113411135111361113711138111391114011141111421114311144111451114611147111481114911150111511115211153111541115511156111571115811159111601116111162111631116411165111661116711168111691117011171111721117311174111751117611177111781117911180111811118211183111841118511186111871118811189111901119111192111931119411195111961119711198111991120011201112021120311204112051120611207112081120911210112111121211213112141121511216112171121811219112201122111222112231122411225112261122711228112291123011231112321123311234112351123611237112381123911240112411124211243112441124511246112471124811249112501125111252112531125411255112561125711258112591126011261112621126311264112651126611267112681126911270112711127211273112741127511276112771127811279112801128111282112831128411285112861128711288112891129011291112921129311294112951129611297112981129911300113011130211303113041130511306113071130811309113101131111312113131131411315113161131711318113191132011321113221132311324113251132611327113281132911330113311133211333113341133511336113371133811339113401134111342113431134411345113461134711348113491135011351113521135311354113551135611357113581135911360113611136211363113641136511366113671136811369113701137111372113731137411375113761137711378113791138011381113821138311384113851138611387113881138911390113911139211393113941139511396113971139811399114001140111402114031140411405114061140711408114091141011411114121141311414114151141611417114181141911420114211142211423114241142511426114271142811429114301143111432114331143411435114361143711438114391144011441114421144311444114451144611447114481144911450114511145211453114541145511456114571145811459114601146111462114631146411465114661146711468114691147011471114721147311474114751147611477114781147911480114811148211483114841148511486114871148811489114901149111492114931149411495114961149711498114991150011501115021150311504115051150611507115081150911510115111151211513115141151511516115171151811519115201152111522115231152411525115261152711528115291153011531115321153311534115351153611537115381153911540115411154211543115441154511546115471154811549115501155111552115531155411555115561155711558115591156011561115621156311564115651156611567115681156911570115711157211573115741157511576115771157811579115801158111582115831158411585115861158711588115891159011591115921159311594115951159611597115981159911600116011160211603116041160511606116071160811609116101161111612116131161411615116161161711618116191162011621116221162311624116251162611627116281162911630116311163211633116341163511636116371163811639116401164111642116431164411645116461164711648116491165011651116521165311654116551165611657116581165911660116611166211663116641166511666116671166811669116701167111672116731167411675116761167711678116791168011681116821168311684116851168611687116881168911690116911169211693116941169511696116971169811699117001170111702117031170411705117061170711708117091171011711117121171311714117151171611717117181171911720117211172211723117241172511726117271172811729117301173111732117331173411735117361173711738117391174011741117421174311744117451174611747117481174911750117511175211753117541175511756117571175811759117601176111762117631176411765117661176711768117691177011771117721177311774117751177611777117781177911780117811178211783117841178511786117871178811789117901179111792117931179411795117961179711798117991180011801118021180311804118051180611807118081180911810118111181211813118141181511816118171181811819118201182111822118231182411825118261182711828118291183011831118321183311834118351183611837118381183911840118411184211843118441184511846118471184811849118501185111852118531185411855118561185711858118591186011861118621186311864118651186611867118681186911870118711187211873118741187511876118771187811879118801188111882118831188411885118861188711888118891189011891118921189311894118951189611897118981189911900119011190211903119041190511906119071190811909119101191111912119131191411915119161191711918119191192011921119221192311924119251192611927119281192911930119311193211933119341193511936119371193811939119401194111942119431194411945119461194711948119491195011951119521195311954119551195611957119581195911960119611196211963119641196511966119671196811969119701197111972119731197411975119761197711978119791198011981119821198311984119851198611987119881198911990119911199211993119941199511996119971199811999120001200112002120031200412005120061200712008120091201012011120121201312014120151201612017120181201912020120211202212023120241202512026120271202812029120301203112032120331203412035120361203712038120391204012041120421204312044120451204612047120481204912050120511205212053120541205512056120571205812059120601206112062120631206412065120661206712068120691207012071120721207312074120751207612077120781207912080120811208212083120841208512086120871208812089120901209112092120931209412095120961209712098120991210012101121021210312104121051210612107121081210912110121111211212113121141211512116121171211812119121201212112122121231212412125121261212712128121291213012131121321213312134121351213612137121381213912140121411214212143121441214512146121471214812149121501215112152121531215412155121561215712158121591216012161121621216312164121651216612167121681216912170121711217212173121741217512176121771217812179121801218112182121831218412185121861218712188121891219012191121921219312194121951219612197121981219912200122011220212203122041220512206122071220812209122101221112212122131221412215122161221712218122191222012221122221222312224122251222612227122281222912230122311223212233122341223512236122371223812239122401224112242122431224412245122461224712248122491225012251122521225312254122551225612257122581225912260122611226212263122641226512266122671226812269122701227112272122731227412275122761227712278122791228012281122821228312284122851228612287122881228912290122911229212293122941229512296122971229812299123001230112302123031230412305123061230712308123091231012311123121231312314123151231612317123181231912320123211232212323123241232512326123271232812329123301233112332123331233412335123361233712338123391234012341123421234312344123451234612347123481234912350123511235212353123541235512356123571235812359123601236112362123631236412365123661236712368123691237012371123721237312374123751237612377123781237912380123811238212383123841238512386123871238812389123901239112392123931239412395123961239712398123991240012401124021240312404124051240612407124081240912410124111241212413124141241512416124171241812419124201242112422124231242412425124261242712428124291243012431124321243312434124351243612437124381243912440124411244212443124441244512446124471244812449124501245112452124531245412455124561245712458124591246012461124621246312464124651246612467124681246912470124711247212473124741247512476124771247812479124801248112482124831248412485124861248712488124891249012491124921249312494124951249612497124981249912500125011250212503125041250512506125071250812509125101251112512125131251412515125161251712518125191252012521125221252312524125251252612527125281252912530125311253212533125341253512536125371253812539125401254112542125431254412545125461254712548125491255012551125521255312554125551255612557125581255912560125611256212563125641256512566125671256812569125701257112572125731257412575125761257712578125791258012581125821258312584125851258612587125881258912590125911259212593125941259512596125971259812599126001260112602126031260412605126061260712608126091261012611126121261312614126151261612617126181261912620126211262212623126241262512626126271262812629126301263112632126331263412635126361263712638126391264012641126421264312644126451264612647126481264912650126511265212653126541265512656126571265812659126601266112662126631266412665126661266712668126691267012671126721267312674126751267612677126781267912680126811268212683126841268512686126871268812689126901269112692126931269412695126961269712698126991270012701127021270312704127051270612707127081270912710127111271212713127141271512716127171271812719127201272112722127231272412725127261272712728127291273012731127321273312734127351273612737127381273912740127411274212743127441274512746127471274812749127501275112752127531275412755127561275712758127591276012761127621276312764127651276612767127681276912770127711277212773127741277512776127771277812779127801278112782127831278412785127861278712788127891279012791127921279312794127951279612797127981279912800128011280212803128041280512806128071280812809128101281112812128131281412815128161281712818128191282012821128221282312824128251282612827128281282912830128311283212833128341283512836128371283812839128401284112842128431284412845128461284712848128491285012851128521285312854128551285612857128581285912860128611286212863128641286512866128671286812869128701287112872128731287412875128761287712878128791288012881128821288312884128851288612887128881288912890128911289212893128941289512896128971289812899129001290112902129031290412905129061290712908129091291012911129121291312914129151291612917129181291912920129211292212923129241292512926129271292812929129301293112932129331293412935129361293712938129391294012941129421294312944129451294612947129481294912950129511295212953129541295512956129571295812959129601296112962129631296412965129661296712968129691297012971129721297312974129751297612977129781297912980129811298212983129841298512986129871298812989129901299112992129931299412995129961299712998129991300013001130021300313004130051300613007130081300913010130111301213013130141301513016130171301813019130201302113022130231302413025130261302713028130291303013031130321303313034130351303613037130381303913040130411304213043130441304513046130471304813049130501305113052130531305413055130561305713058130591306013061130621306313064130651306613067130681306913070130711307213073130741307513076130771307813079130801308113082130831308413085130861308713088130891309013091130921309313094130951309613097130981309913100131011310213103131041310513106131071310813109131101311113112131131311413115131161311713118131191312013121131221312313124131251312613127131281312913130131311313213133131341313513136131371313813139131401314113142131431314413145131461314713148131491315013151131521315313154131551315613157131581315913160131611316213163131641316513166131671316813169131701317113172131731317413175131761317713178131791318013181131821318313184131851318613187131881318913190131911319213193131941319513196131971319813199132001320113202132031320413205132061320713208132091321013211132121321313214132151321613217132181321913220132211322213223132241322513226132271322813229132301323113232132331323413235132361323713238132391324013241132421324313244132451324613247132481324913250132511325213253132541325513256132571325813259132601326113262132631326413265132661326713268132691327013271132721327313274132751327613277132781327913280132811328213283132841328513286132871328813289132901329113292132931329413295132961329713298132991330013301133021330313304133051330613307133081330913310133111331213313133141331513316133171331813319133201332113322133231332413325133261332713328133291333013331133321333313334133351333613337133381333913340133411334213343133441334513346133471334813349133501335113352133531335413355133561335713358133591336013361133621336313364133651336613367133681336913370133711337213373133741337513376133771337813379133801338113382133831338413385133861338713388133891339013391133921339313394133951339613397133981339913400134011340213403134041340513406134071340813409134101341113412134131341413415134161341713418134191342013421134221342313424134251342613427134281342913430134311343213433134341343513436134371343813439134401344113442134431344413445134461344713448134491345013451134521345313454134551345613457134581345913460134611346213463134641346513466134671346813469134701347113472134731347413475134761347713478134791348013481134821348313484134851348613487134881348913490134911349213493134941349513496134971349813499135001350113502135031350413505135061350713508135091351013511135121351313514135151351613517135181351913520135211352213523135241352513526135271352813529135301353113532135331353413535135361353713538135391354013541135421354313544135451354613547135481354913550135511355213553135541355513556135571355813559135601356113562135631356413565135661356713568135691357013571135721357313574135751357613577135781357913580135811358213583135841358513586135871358813589135901359113592135931359413595135961359713598135991360013601136021360313604136051360613607136081360913610136111361213613136141361513616136171361813619136201362113622136231362413625136261362713628136291363013631136321363313634136351363613637136381363913640136411364213643136441364513646136471364813649136501365113652136531365413655136561365713658136591366013661136621366313664136651366613667136681366913670136711367213673136741367513676136771367813679136801368113682136831368413685136861368713688136891369013691136921369313694136951369613697136981369913700137011370213703137041370513706137071370813709137101371113712137131371413715137161371713718137191372013721137221372313724137251372613727137281372913730137311373213733137341373513736137371373813739137401374113742137431374413745137461374713748137491375013751137521375313754137551375613757137581375913760137611376213763137641376513766137671376813769137701377113772137731377413775137761377713778137791378013781137821378313784137851378613787137881378913790137911379213793137941379513796137971379813799138001380113802138031380413805138061380713808138091381013811138121381313814138151381613817138181381913820138211382213823138241382513826138271382813829138301383113832138331383413835138361383713838138391384013841138421384313844138451384613847138481384913850138511385213853138541385513856138571385813859138601386113862138631386413865138661386713868138691387013871138721387313874138751387613877138781387913880138811388213883138841388513886138871388813889138901389113892138931389413895138961389713898138991390013901139021390313904139051390613907139081390913910139111391213913139141391513916139171391813919139201392113922139231392413925139261392713928139291393013931139321393313934139351393613937139381393913940139411394213943139441394513946139471394813949139501395113952139531395413955139561395713958139591396013961139621396313964139651396613967139681396913970139711397213973139741397513976139771397813979139801398113982139831398413985139861398713988139891399013991139921399313994139951399613997139981399914000140011400214003140041400514006140071400814009140101401114012140131401414015140161401714018140191402014021140221402314024140251402614027140281402914030140311403214033140341403514036140371403814039140401404114042140431404414045140461404714048140491405014051140521405314054140551405614057140581405914060140611406214063140641406514066140671406814069140701407114072140731407414075140761407714078140791408014081140821408314084140851408614087140881408914090140911409214093140941409514096140971409814099141001410114102141031410414105141061410714108141091411014111141121411314114141151411614117141181411914120141211412214123141241412514126141271412814129141301413114132141331413414135141361413714138141391414014141141421414314144141451414614147141481414914150141511415214153141541415514156141571415814159141601416114162141631416414165141661416714168141691417014171141721417314174141751417614177141781417914180141811418214183141841418514186141871418814189141901419114192141931419414195141961419714198141991420014201142021420314204142051420614207142081420914210142111421214213142141421514216142171421814219142201422114222142231422414225142261422714228142291423014231142321423314234142351423614237142381423914240142411424214243142441424514246142471424814249142501425114252142531425414255142561425714258142591426014261142621426314264142651426614267142681426914270142711427214273142741427514276142771427814279142801428114282142831428414285142861428714288142891429014291142921429314294142951429614297142981429914300143011430214303143041430514306143071430814309143101431114312143131431414315143161431714318143191432014321143221432314324143251432614327143281432914330143311433214333143341433514336143371433814339143401434114342143431434414345143461434714348143491435014351143521435314354143551435614357143581435914360143611436214363143641436514366143671436814369143701437114372143731437414375143761437714378143791438014381143821438314384143851438614387143881438914390143911439214393143941439514396143971439814399144001440114402144031440414405144061440714408144091441014411144121441314414144151441614417144181441914420144211442214423144241442514426144271442814429144301443114432144331443414435144361443714438144391444014441144421444314444144451444614447144481444914450144511445214453144541445514456144571445814459144601446114462144631446414465144661446714468144691447014471144721447314474144751447614477144781447914480144811448214483144841448514486144871448814489144901449114492144931449414495144961449714498144991450014501145021450314504145051450614507145081450914510145111451214513145141451514516145171451814519145201452114522145231452414525145261452714528145291453014531145321453314534145351453614537145381453914540145411454214543145441454514546145471454814549145501455114552145531455414555145561455714558145591456014561145621456314564145651456614567145681456914570145711457214573145741457514576145771457814579145801458114582145831458414585145861458714588145891459014591145921459314594145951459614597145981459914600146011460214603146041460514606146071460814609146101461114612146131461414615146161461714618146191462014621146221462314624146251462614627146281462914630146311463214633146341463514636146371463814639146401464114642146431464414645146461464714648146491465014651146521465314654146551465614657146581465914660146611466214663146641466514666146671466814669146701467114672146731467414675146761467714678146791468014681146821468314684146851468614687146881468914690146911469214693146941469514696146971469814699147001470114702147031470414705147061470714708147091471014711147121471314714147151471614717147181471914720147211472214723147241472514726147271472814729147301473114732147331473414735147361473714738147391474014741147421474314744147451474614747147481474914750147511475214753147541475514756147571475814759147601476114762147631476414765147661476714768147691477014771147721477314774147751477614777147781477914780147811478214783147841478514786147871478814789147901479114792147931479414795147961479714798147991480014801148021480314804148051480614807148081480914810148111481214813148141481514816148171481814819148201482114822148231482414825148261482714828148291483014831148321483314834148351483614837148381483914840148411484214843148441484514846148471484814849148501485114852148531485414855148561485714858148591486014861148621486314864148651486614867148681486914870148711487214873148741487514876148771487814879148801488114882148831488414885148861488714888148891489014891148921489314894148951489614897148981489914900149011490214903149041490514906149071490814909149101491114912149131491414915149161491714918149191492014921149221492314924149251492614927149281492914930149311493214933149341493514936149371493814939149401494114942149431494414945149461494714948149491495014951149521495314954149551495614957149581495914960149611496214963149641496514966149671496814969149701497114972149731497414975149761497714978149791498014981149821498314984149851498614987149881498914990149911499214993149941499514996149971499814999150001500115002150031500415005150061500715008150091501015011150121501315014150151501615017150181501915020150211502215023150241502515026150271502815029150301503115032150331503415035150361503715038150391504015041150421504315044150451504615047150481504915050150511505215053150541505515056150571505815059150601506115062150631506415065150661506715068150691507015071150721507315074150751507615077150781507915080150811508215083150841508515086150871508815089150901509115092150931509415095150961509715098150991510015101151021510315104151051510615107151081510915110151111511215113151141511515116151171511815119151201512115122151231512415125151261512715128151291513015131151321513315134151351513615137151381513915140151411514215143151441514515146151471514815149151501515115152151531515415155151561515715158151591516015161151621516315164151651516615167151681516915170151711517215173151741517515176151771517815179151801518115182151831518415185151861518715188151891519015191151921519315194151951519615197151981519915200152011520215203152041520515206152071520815209152101521115212152131521415215152161521715218152191522015221152221522315224152251522615227152281522915230152311523215233152341523515236152371523815239152401524115242152431524415245152461524715248152491525015251152521525315254152551525615257152581525915260152611526215263152641526515266152671526815269152701527115272152731527415275152761527715278152791528015281152821528315284152851528615287152881528915290152911529215293152941529515296152971529815299153001530115302153031530415305153061530715308153091531015311153121531315314153151531615317153181531915320153211532215323153241532515326153271532815329153301533115332153331533415335153361533715338153391534015341153421534315344153451534615347153481534915350153511535215353153541535515356153571535815359153601536115362153631536415365153661536715368153691537015371153721537315374153751537615377153781537915380153811538215383153841538515386153871538815389153901539115392153931539415395153961539715398153991540015401154021540315404154051540615407154081540915410154111541215413154141541515416154171541815419154201542115422154231542415425154261542715428154291543015431154321543315434154351543615437154381543915440154411544215443154441544515446154471544815449154501545115452154531545415455154561545715458154591546015461154621546315464154651546615467154681546915470154711547215473154741547515476154771547815479154801548115482154831548415485154861548715488154891549015491154921549315494154951549615497154981549915500155011550215503155041550515506155071550815509155101551115512155131551415515155161551715518155191552015521155221552315524155251552615527155281552915530155311553215533155341553515536155371553815539155401554115542155431554415545155461554715548155491555015551155521555315554155551555615557155581555915560155611556215563155641556515566155671556815569155701557115572155731557415575155761557715578155791558015581155821558315584155851558615587155881558915590155911559215593155941559515596155971559815599156001560115602156031560415605156061560715608156091561015611156121561315614156151561615617156181561915620156211562215623156241562515626156271562815629156301563115632156331563415635156361563715638156391564015641156421564315644156451564615647156481564915650156511565215653156541565515656156571565815659156601566115662156631566415665156661566715668156691567015671156721567315674156751567615677156781567915680156811568215683156841568515686156871568815689156901569115692156931569415695156961569715698156991570015701157021570315704157051570615707157081570915710157111571215713157141571515716157171571815719157201572115722157231572415725157261572715728157291573015731157321573315734157351573615737157381573915740157411574215743157441574515746157471574815749157501575115752157531575415755157561575715758157591576015761157621576315764157651576615767157681576915770157711577215773157741577515776157771577815779157801578115782157831578415785157861578715788157891579015791157921579315794157951579615797157981579915800158011580215803158041580515806158071580815809158101581115812158131581415815158161581715818158191582015821158221582315824158251582615827158281582915830158311583215833158341583515836158371583815839158401584115842158431584415845158461584715848158491585015851158521585315854158551585615857158581585915860158611586215863158641586515866158671586815869158701587115872158731587415875158761587715878158791588015881158821588315884158851588615887158881588915890158911589215893158941589515896158971589815899159001590115902159031590415905159061590715908159091591015911159121591315914159151591615917159181591915920159211592215923159241592515926159271592815929159301593115932159331593415935159361593715938159391594015941159421594315944159451594615947159481594915950159511595215953159541595515956159571595815959159601596115962159631596415965159661596715968159691597015971159721597315974159751597615977159781597915980159811598215983159841598515986159871598815989159901599115992159931599415995159961599715998159991600016001160021600316004160051600616007160081600916010160111601216013160141601516016160171601816019160201602116022160231602416025160261602716028160291603016031160321603316034160351603616037160381603916040160411604216043160441604516046160471604816049160501605116052160531605416055160561605716058160591606016061160621606316064160651606616067160681606916070160711607216073160741607516076160771607816079160801608116082160831608416085160861608716088160891609016091160921609316094160951609616097160981609916100161011610216103161041610516106161071610816109161101611116112161131611416115161161611716118161191612016121161221612316124161251612616127161281612916130161311613216133161341613516136161371613816139161401614116142161431614416145161461614716148161491615016151161521615316154161551615616157161581615916160161611616216163161641616516166161671616816169161701617116172161731617416175161761617716178161791618016181161821618316184161851618616187161881618916190161911619216193161941619516196161971619816199162001620116202162031620416205162061620716208162091621016211162121621316214162151621616217162181621916220162211622216223162241622516226162271622816229162301623116232162331623416235162361623716238162391624016241162421624316244162451624616247162481624916250162511625216253162541625516256162571625816259162601626116262162631626416265162661626716268162691627016271162721627316274162751627616277162781627916280162811628216283162841628516286162871628816289162901629116292162931629416295162961629716298162991630016301163021630316304163051630616307163081630916310163111631216313163141631516316163171631816319163201632116322163231632416325163261632716328163291633016331163321633316334163351633616337163381633916340163411634216343163441634516346163471634816349163501635116352163531635416355163561635716358163591636016361163621636316364163651636616367163681636916370163711637216373163741637516376163771637816379163801638116382163831638416385163861638716388163891639016391163921639316394163951639616397163981639916400164011640216403164041640516406164071640816409164101641116412164131641416415164161641716418164191642016421164221642316424164251642616427164281642916430164311643216433164341643516436164371643816439164401644116442164431644416445164461644716448164491645016451164521645316454164551645616457164581645916460164611646216463164641646516466164671646816469164701647116472164731647416475164761647716478164791648016481164821648316484164851648616487164881648916490164911649216493164941649516496164971649816499165001650116502165031650416505165061650716508165091651016511165121651316514165151651616517165181651916520165211652216523165241652516526165271652816529165301653116532165331653416535165361653716538165391654016541165421654316544165451654616547165481654916550165511655216553165541655516556165571655816559165601656116562165631656416565165661656716568165691657016571165721657316574165751657616577165781657916580165811658216583165841658516586165871658816589165901659116592165931659416595165961659716598165991660016601166021660316604166051660616607166081660916610166111661216613166141661516616166171661816619166201662116622166231662416625166261662716628166291663016631166321663316634166351663616637166381663916640166411664216643166441664516646166471664816649166501665116652166531665416655166561665716658166591666016661166621666316664166651666616667166681666916670166711667216673166741667516676166771667816679166801668116682166831668416685166861668716688166891669016691166921669316694166951669616697166981669916700167011670216703167041670516706167071670816709167101671116712167131671416715167161671716718167191672016721167221672316724167251672616727167281672916730167311673216733167341673516736167371673816739167401674116742167431674416745167461674716748167491675016751167521675316754167551675616757167581675916760167611676216763167641676516766167671676816769167701677116772167731677416775167761677716778167791678016781167821678316784167851678616787167881678916790167911679216793167941679516796167971679816799168001680116802168031680416805168061680716808168091681016811168121681316814168151681616817168181681916820168211682216823168241682516826168271682816829168301683116832168331683416835168361683716838168391684016841168421684316844168451684616847168481684916850168511685216853168541685516856168571685816859168601686116862168631686416865168661686716868168691687016871168721687316874168751687616877168781687916880168811688216883168841688516886168871688816889168901689116892168931689416895168961689716898168991690016901169021690316904169051690616907169081690916910169111691216913169141691516916169171691816919169201692116922169231692416925169261692716928169291693016931169321693316934169351693616937169381693916940169411694216943169441694516946169471694816949169501695116952169531695416955169561695716958169591696016961169621696316964169651696616967169681696916970169711697216973169741697516976169771697816979169801698116982169831698416985169861698716988169891699016991169921699316994169951699616997169981699917000170011700217003170041700517006170071700817009170101701117012170131701417015170161701717018170191702017021170221702317024170251702617027170281702917030170311703217033170341703517036170371703817039170401704117042170431704417045170461704717048170491705017051170521705317054170551705617057170581705917060170611706217063170641706517066170671706817069170701707117072170731707417075170761707717078170791708017081170821708317084170851708617087170881708917090170911709217093170941709517096170971709817099171001710117102171031710417105171061710717108171091711017111171121711317114171151711617117171181711917120171211712217123171241712517126171271712817129171301713117132171331713417135171361713717138171391714017141171421714317144171451714617147171481714917150171511715217153171541715517156171571715817159171601716117162171631716417165171661716717168171691717017171171721717317174171751717617177171781717917180171811718217183171841718517186171871718817189171901719117192171931719417195171961719717198171991720017201172021720317204172051720617207172081720917210172111721217213172141721517216172171721817219172201722117222172231722417225172261722717228172291723017231172321723317234172351723617237172381723917240172411724217243172441724517246172471724817249172501725117252172531725417255172561725717258172591726017261172621726317264172651726617267172681726917270172711727217273172741727517276172771727817279172801728117282172831728417285172861728717288172891729017291172921729317294172951729617297172981729917300173011730217303173041730517306173071730817309173101731117312173131731417315173161731717318173191732017321173221732317324173251732617327173281732917330173311733217333173341733517336173371733817339173401734117342173431734417345173461734717348173491735017351173521735317354173551735617357173581735917360173611736217363173641736517366173671736817369173701737117372173731737417375173761737717378173791738017381173821738317384173851738617387173881738917390173911739217393173941739517396173971739817399174001740117402174031740417405174061740717408174091741017411174121741317414174151741617417174181741917420174211742217423174241742517426174271742817429174301743117432174331743417435174361743717438174391744017441174421744317444174451744617447174481744917450174511745217453174541745517456174571745817459174601746117462174631746417465174661746717468174691747017471174721747317474174751747617477174781747917480174811748217483174841748517486174871748817489174901749117492174931749417495174961749717498174991750017501175021750317504175051750617507175081750917510175111751217513175141751517516175171751817519175201752117522175231752417525175261752717528175291753017531175321753317534175351753617537175381753917540175411754217543175441754517546175471754817549175501755117552175531755417555175561755717558175591756017561175621756317564175651756617567175681756917570175711757217573175741757517576175771757817579175801758117582175831758417585175861758717588175891759017591175921759317594175951759617597175981759917600176011760217603176041760517606176071760817609176101761117612176131761417615176161761717618176191762017621176221762317624176251762617627176281762917630176311763217633176341763517636176371763817639176401764117642176431764417645176461764717648176491765017651176521765317654176551765617657176581765917660176611766217663176641766517666176671766817669176701767117672176731767417675176761767717678176791768017681176821768317684176851768617687176881768917690176911769217693176941769517696176971769817699177001770117702177031770417705177061770717708177091771017711177121771317714177151771617717177181771917720177211772217723177241772517726177271772817729177301773117732177331773417735177361773717738177391774017741177421774317744177451774617747177481774917750177511775217753177541775517756177571775817759177601776117762177631776417765177661776717768177691777017771177721777317774177751777617777177781777917780177811778217783177841778517786177871778817789177901779117792177931779417795177961779717798177991780017801178021780317804178051780617807178081780917810178111781217813178141781517816178171781817819178201782117822178231782417825178261782717828178291783017831178321783317834178351783617837178381783917840178411784217843178441784517846178471784817849178501785117852178531785417855178561785717858178591786017861178621786317864178651786617867178681786917870178711787217873178741787517876178771787817879178801788117882178831788417885178861788717888178891789017891178921789317894178951789617897178981789917900179011790217903179041790517906179071790817909179101791117912179131791417915179161791717918179191792017921179221792317924179251792617927179281792917930179311793217933179341793517936179371793817939179401794117942179431794417945179461794717948179491795017951179521795317954179551795617957179581795917960179611796217963179641796517966179671796817969179701797117972179731797417975179761797717978179791798017981179821798317984179851798617987179881798917990179911799217993179941799517996179971799817999180001800118002180031800418005180061800718008180091801018011180121801318014180151801618017180181801918020180211802218023180241802518026180271802818029180301803118032180331803418035180361803718038180391804018041180421804318044180451804618047180481804918050180511805218053180541805518056180571805818059180601806118062180631806418065180661806718068180691807018071180721807318074180751807618077180781807918080180811808218083180841808518086180871808818089180901809118092180931809418095180961809718098180991810018101181021810318104181051810618107181081810918110181111811218113181141811518116181171811818119181201812118122181231812418125181261812718128181291813018131181321813318134181351813618137181381813918140181411814218143181441814518146181471814818149181501815118152181531815418155181561815718158181591816018161181621816318164181651816618167181681816918170181711817218173181741817518176181771817818179181801818118182181831818418185181861818718188181891819018191181921819318194181951819618197181981819918200182011820218203182041820518206182071820818209182101821118212182131821418215182161821718218182191822018221182221822318224182251822618227182281822918230182311823218233182341823518236182371823818239182401824118242182431824418245182461824718248182491825018251182521825318254182551825618257182581825918260182611826218263182641826518266182671826818269182701827118272182731827418275182761827718278182791828018281182821828318284182851828618287182881828918290182911829218293182941829518296182971829818299183001830118302183031830418305183061830718308183091831018311183121831318314183151831618317183181831918320183211832218323183241832518326183271832818329183301833118332183331833418335183361833718338183391834018341183421834318344183451834618347183481834918350183511835218353183541835518356183571835818359183601836118362183631836418365183661836718368183691837018371183721837318374183751837618377183781837918380183811838218383183841838518386183871838818389183901839118392183931839418395183961839718398183991840018401184021840318404184051840618407184081840918410184111841218413184141841518416184171841818419184201842118422184231842418425184261842718428184291843018431184321843318434184351843618437184381843918440184411844218443184441844518446184471844818449184501845118452184531845418455184561845718458184591846018461184621846318464184651846618467184681846918470184711847218473184741847518476184771847818479184801848118482184831848418485184861848718488184891849018491184921849318494184951849618497184981849918500185011850218503185041850518506185071850818509185101851118512185131851418515185161851718518185191852018521185221852318524185251852618527185281852918530185311853218533185341853518536185371853818539185401854118542185431854418545185461854718548185491855018551185521855318554185551855618557185581855918560185611856218563185641856518566185671856818569185701857118572185731857418575185761857718578185791858018581185821858318584185851858618587185881858918590185911859218593185941859518596185971859818599186001860118602186031860418605186061860718608186091861018611186121861318614186151861618617186181861918620186211862218623186241862518626186271862818629186301863118632186331863418635186361863718638186391864018641186421864318644186451864618647186481864918650186511865218653186541865518656186571865818659186601866118662186631866418665186661866718668186691867018671186721867318674186751867618677186781867918680186811868218683186841868518686186871868818689186901869118692186931869418695186961869718698186991870018701187021870318704187051870618707187081870918710187111871218713187141871518716187171871818719187201872118722187231872418725187261872718728187291873018731187321873318734187351873618737187381873918740187411874218743187441874518746187471874818749187501875118752187531875418755187561875718758187591876018761187621876318764187651876618767187681876918770187711877218773187741877518776187771877818779187801878118782187831878418785187861878718788187891879018791187921879318794187951879618797187981879918800188011880218803188041880518806188071880818809188101881118812188131881418815188161881718818188191882018821188221882318824188251882618827188281882918830188311883218833188341883518836188371883818839188401884118842188431884418845188461884718848188491885018851188521885318854188551885618857188581885918860188611886218863188641886518866188671886818869188701887118872188731887418875188761887718878188791888018881188821888318884188851888618887188881888918890188911889218893188941889518896188971889818899189001890118902189031890418905189061890718908189091891018911189121891318914189151891618917189181891918920189211892218923189241892518926189271892818929189301893118932189331893418935189361893718938189391894018941189421894318944189451894618947189481894918950189511895218953189541895518956189571895818959189601896118962189631896418965189661896718968189691897018971189721897318974189751897618977189781897918980189811898218983189841898518986189871898818989189901899118992189931899418995189961899718998189991900019001190021900319004190051900619007190081900919010190111901219013190141901519016190171901819019190201902119022190231902419025190261902719028190291903019031190321903319034190351903619037190381903919040190411904219043190441904519046190471904819049190501905119052190531905419055190561905719058190591906019061190621906319064190651906619067190681906919070190711907219073190741907519076190771907819079190801908119082190831908419085190861908719088190891909019091190921909319094190951909619097190981909919100191011910219103191041910519106191071910819109191101911119112191131911419115191161911719118191191912019121191221912319124191251912619127191281912919130191311913219133191341913519136191371913819139191401914119142191431914419145191461914719148191491915019151191521915319154191551915619157191581915919160191611916219163191641916519166191671916819169191701917119172191731917419175191761917719178191791918019181191821918319184191851918619187191881918919190191911919219193191941919519196191971919819199192001920119202192031920419205192061920719208192091921019211192121921319214192151921619217192181921919220192211922219223192241922519226192271922819229192301923119232192331923419235192361923719238192391924019241192421924319244192451924619247192481924919250192511925219253192541925519256192571925819259192601926119262192631926419265192661926719268192691927019271192721927319274192751927619277192781927919280192811928219283192841928519286192871928819289192901929119292192931929419295192961929719298192991930019301193021930319304193051930619307193081930919310193111931219313193141931519316193171931819319193201932119322193231932419325193261932719328193291933019331193321933319334193351933619337193381933919340193411934219343193441934519346193471934819349193501935119352193531935419355193561935719358193591936019361193621936319364193651936619367193681936919370193711937219373193741937519376193771937819379193801938119382193831938419385193861938719388193891939019391193921939319394193951939619397193981939919400194011940219403194041940519406194071940819409194101941119412194131941419415194161941719418194191942019421194221942319424194251942619427194281942919430194311943219433194341943519436194371943819439194401944119442194431944419445194461944719448194491945019451194521945319454194551945619457194581945919460194611946219463194641946519466194671946819469194701947119472194731947419475194761947719478194791948019481194821948319484194851948619487194881948919490194911949219493194941949519496194971949819499195001950119502195031950419505195061950719508195091951019511195121951319514195151951619517195181951919520195211952219523195241952519526195271952819529195301953119532195331953419535195361953719538195391954019541195421954319544195451954619547195481954919550195511955219553195541955519556195571955819559195601956119562195631956419565195661956719568195691957019571195721957319574195751957619577195781957919580195811958219583195841958519586195871958819589195901959119592195931959419595195961959719598195991960019601196021960319604196051960619607196081960919610196111961219613196141961519616196171961819619196201962119622196231962419625196261962719628196291963019631196321963319634196351963619637196381963919640196411964219643196441964519646196471964819649196501965119652196531965419655196561965719658196591966019661196621966319664196651966619667196681966919670196711967219673196741967519676196771967819679196801968119682196831968419685196861968719688196891969019691196921969319694196951969619697196981969919700197011970219703197041970519706197071970819709197101971119712197131971419715197161971719718197191972019721197221972319724197251972619727197281972919730197311973219733197341973519736197371973819739197401974119742197431974419745197461974719748197491975019751197521975319754197551975619757197581975919760197611976219763197641976519766197671976819769197701977119772197731977419775197761977719778197791978019781197821978319784197851978619787197881978919790197911979219793197941979519796197971979819799198001980119802198031980419805198061980719808198091981019811198121981319814198151981619817198181981919820198211982219823198241982519826198271982819829198301983119832198331983419835198361983719838198391984019841198421984319844198451984619847198481984919850198511985219853198541985519856198571985819859198601986119862198631986419865198661986719868198691987019871198721987319874198751987619877198781987919880198811988219883198841988519886198871988819889198901989119892198931989419895198961989719898198991990019901199021990319904199051990619907199081990919910199111991219913199141991519916199171991819919199201992119922199231992419925199261992719928199291993019931199321993319934199351993619937199381993919940199411994219943199441994519946199471994819949199501995119952199531995419955199561995719958199591996019961199621996319964199651996619967199681996919970199711997219973199741997519976199771997819979199801998119982199831998419985199861998719988199891999019991199921999319994199951999619997199981999920000200012000220003200042000520006200072000820009200102001120012200132001420015200162001720018200192002020021200222002320024200252002620027200282002920030200312003220033200342003520036200372003820039200402004120042200432004420045200462004720048200492005020051200522005320054200552005620057200582005920060200612006220063200642006520066200672006820069200702007120072200732007420075200762007720078200792008020081200822008320084200852008620087200882008920090200912009220093200942009520096200972009820099201002010120102201032010420105201062010720108201092011020111201122011320114201152011620117201182011920120201212012220123201242012520126201272012820129201302013120132201332013420135201362013720138201392014020141201422014320144201452014620147201482014920150201512015220153201542015520156201572015820159201602016120162201632016420165201662016720168201692017020171201722017320174201752017620177201782017920180201812018220183201842018520186201872018820189201902019120192201932019420195201962019720198201992020020201202022020320204202052020620207202082020920210202112021220213202142021520216202172021820219202202022120222202232022420225202262022720228202292023020231202322023320234202352023620237202382023920240202412024220243202442024520246202472024820249202502025120252202532025420255202562025720258202592026020261202622026320264202652026620267202682026920270202712027220273202742027520276202772027820279202802028120282202832028420285202862028720288202892029020291202922029320294202952029620297202982029920300203012030220303203042030520306203072030820309203102031120312203132031420315203162031720318203192032020321203222032320324203252032620327203282032920330203312033220333203342033520336203372033820339203402034120342203432034420345203462034720348203492035020351203522035320354203552035620357203582035920360203612036220363203642036520366203672036820369203702037120372203732037420375203762037720378203792038020381203822038320384203852038620387203882038920390203912039220393203942039520396203972039820399204002040120402204032040420405204062040720408204092041020411204122041320414204152041620417204182041920420204212042220423204242042520426204272042820429204302043120432204332043420435204362043720438204392044020441204422044320444204452044620447204482044920450204512045220453204542045520456204572045820459204602046120462204632046420465204662046720468204692047020471204722047320474204752047620477204782047920480204812048220483204842048520486204872048820489204902049120492204932049420495204962049720498204992050020501205022050320504205052050620507205082050920510205112051220513205142051520516205172051820519205202052120522205232052420525205262052720528205292053020531205322053320534205352053620537205382053920540205412054220543205442054520546205472054820549205502055120552205532055420555205562055720558205592056020561205622056320564205652056620567205682056920570205712057220573205742057520576205772057820579205802058120582205832058420585205862058720588205892059020591205922059320594205952059620597205982059920600206012060220603206042060520606206072060820609206102061120612206132061420615206162061720618206192062020621206222062320624206252062620627206282062920630206312063220633206342063520636206372063820639206402064120642206432064420645206462064720648206492065020651206522065320654206552065620657206582065920660206612066220663206642066520666206672066820669206702067120672206732067420675206762067720678206792068020681206822068320684206852068620687206882068920690206912069220693206942069520696206972069820699207002070120702207032070420705207062070720708207092071020711207122071320714207152071620717207182071920720207212072220723207242072520726207272072820729207302073120732207332073420735207362073720738207392074020741207422074320744207452074620747207482074920750207512075220753207542075520756207572075820759207602076120762207632076420765207662076720768207692077020771207722077320774207752077620777207782077920780207812078220783207842078520786207872078820789207902079120792207932079420795207962079720798207992080020801208022080320804208052080620807208082080920810208112081220813208142081520816208172081820819208202082120822208232082420825208262082720828208292083020831208322083320834208352083620837208382083920840208412084220843208442084520846208472084820849208502085120852208532085420855208562085720858208592086020861208622086320864208652086620867208682086920870208712087220873208742087520876208772087820879208802088120882208832088420885208862088720888208892089020891208922089320894208952089620897208982089920900209012090220903209042090520906209072090820909209102091120912209132091420915209162091720918209192092020921209222092320924209252092620927209282092920930209312093220933209342093520936209372093820939209402094120942209432094420945209462094720948209492095020951209522095320954209552095620957209582095920960209612096220963209642096520966209672096820969209702097120972209732097420975209762097720978209792098020981209822098320984209852098620987209882098920990209912099220993209942099520996209972099820999210002100121002210032100421005210062100721008210092101021011210122101321014210152101621017210182101921020210212102221023210242102521026210272102821029210302103121032210332103421035210362103721038210392104021041210422104321044210452104621047210482104921050210512105221053210542105521056210572105821059210602106121062210632106421065210662106721068210692107021071210722107321074210752107621077210782107921080210812108221083210842108521086210872108821089210902109121092210932109421095210962109721098210992110021101211022110321104211052110621107211082110921110211112111221113211142111521116211172111821119211202112121122211232112421125211262112721128211292113021131211322113321134211352113621137211382113921140211412114221143211442114521146211472114821149211502115121152211532115421155211562115721158211592116021161211622116321164211652116621167211682116921170211712117221173211742117521176211772117821179211802118121182211832118421185211862118721188211892119021191211922119321194211952119621197211982119921200212012120221203212042120521206212072120821209212102121121212212132121421215212162121721218212192122021221212222122321224212252122621227212282122921230212312123221233212342123521236212372123821239212402124121242212432124421245212462124721248212492125021251212522125321254212552125621257212582125921260212612126221263212642126521266212672126821269212702127121272212732127421275212762127721278212792128021281212822128321284212852128621287212882128921290212912129221293212942129521296212972129821299213002130121302213032130421305213062130721308213092131021311213122131321314213152131621317213182131921320213212132221323213242132521326213272132821329213302133121332213332133421335213362133721338213392134021341213422134321344213452134621347213482134921350213512135221353213542135521356213572135821359213602136121362213632136421365213662136721368213692137021371213722137321374213752137621377213782137921380213812138221383213842138521386213872138821389213902139121392213932139421395213962139721398213992140021401214022140321404214052140621407214082140921410214112141221413214142141521416214172141821419214202142121422214232142421425214262142721428214292143021431214322143321434214352143621437214382143921440214412144221443214442144521446214472144821449214502145121452214532145421455214562145721458214592146021461214622146321464214652146621467214682146921470214712147221473214742147521476214772147821479214802148121482214832148421485214862148721488214892149021491214922149321494214952149621497214982149921500215012150221503215042150521506215072150821509215102151121512215132151421515215162151721518215192152021521215222152321524215252152621527215282152921530215312153221533215342153521536215372153821539215402154121542215432154421545215462154721548215492155021551215522155321554215552155621557215582155921560215612156221563215642156521566215672156821569215702157121572215732157421575215762157721578215792158021581215822158321584215852158621587215882158921590215912159221593215942159521596215972159821599216002160121602216032160421605216062160721608216092161021611216122161321614216152161621617216182161921620216212162221623216242162521626216272162821629216302163121632216332163421635216362163721638216392164021641216422164321644216452164621647216482164921650216512165221653216542165521656216572165821659216602166121662216632166421665216662166721668216692167021671216722167321674216752167621677216782167921680216812168221683216842168521686216872168821689216902169121692216932169421695216962169721698216992170021701217022170321704217052170621707217082170921710217112171221713217142171521716217172171821719217202172121722217232172421725217262172721728217292173021731217322173321734217352173621737217382173921740217412174221743217442174521746217472174821749217502175121752217532175421755217562175721758217592176021761217622176321764217652176621767217682176921770217712177221773217742177521776217772177821779217802178121782217832178421785217862178721788217892179021791217922179321794217952179621797217982179921800218012180221803218042180521806218072180821809218102181121812218132181421815218162181721818218192182021821218222182321824218252182621827218282182921830218312183221833218342183521836218372183821839218402184121842218432184421845218462184721848218492185021851218522185321854218552185621857218582185921860218612186221863218642186521866218672186821869218702187121872218732187421875218762187721878218792188021881218822188321884218852188621887218882188921890218912189221893218942189521896218972189821899219002190121902219032190421905219062190721908219092191021911219122191321914219152191621917219182191921920219212192221923219242192521926219272192821929219302193121932219332193421935219362193721938219392194021941219422194321944219452194621947219482194921950219512195221953219542195521956219572195821959219602196121962219632196421965219662196721968219692197021971219722197321974219752197621977219782197921980219812198221983219842198521986219872198821989219902199121992219932199421995219962199721998219992200022001220022200322004220052200622007220082200922010220112201222013220142201522016220172201822019220202202122022220232202422025220262202722028220292203022031220322203322034220352203622037220382203922040220412204222043220442204522046220472204822049220502205122052220532205422055220562205722058220592206022061220622206322064220652206622067220682206922070220712207222073220742207522076220772207822079220802208122082220832208422085220862208722088220892209022091220922209322094220952209622097220982209922100221012210222103221042210522106221072210822109221102211122112221132211422115221162211722118221192212022121221222212322124221252212622127221282212922130221312213222133221342213522136221372213822139221402214122142221432214422145221462214722148221492215022151221522215322154221552215622157221582215922160221612216222163221642216522166221672216822169221702217122172221732217422175221762217722178221792218022181221822218322184221852218622187221882218922190221912219222193221942219522196221972219822199222002220122202222032220422205222062220722208222092221022211222122221322214222152221622217222182221922220222212222222223222242222522226222272222822229222302223122232222332223422235222362223722238222392224022241222422224322244222452224622247222482224922250222512225222253222542225522256222572225822259222602226122262222632226422265222662226722268222692227022271222722227322274222752227622277222782227922280222812228222283222842228522286222872228822289222902229122292222932229422295222962229722298222992230022301223022230322304223052230622307223082230922310223112231222313223142231522316223172231822319223202232122322223232232422325223262232722328223292233022331223322233322334223352233622337223382233922340223412234222343223442234522346223472234822349223502235122352223532235422355223562235722358223592236022361223622236322364223652236622367223682236922370223712237222373223742237522376223772237822379223802238122382223832238422385223862238722388223892239022391223922239322394223952239622397223982239922400224012240222403224042240522406224072240822409224102241122412224132241422415224162241722418224192242022421224222242322424224252242622427224282242922430224312243222433224342243522436224372243822439224402244122442224432244422445224462244722448224492245022451224522245322454224552245622457224582245922460224612246222463224642246522466224672246822469224702247122472224732247422475224762247722478224792248022481224822248322484224852248622487224882248922490224912249222493224942249522496224972249822499225002250122502225032250422505225062250722508225092251022511225122251322514225152251622517225182251922520225212252222523225242252522526225272252822529225302253122532225332253422535225362253722538225392254022541225422254322544225452254622547225482254922550225512255222553225542255522556225572255822559225602256122562225632256422565225662256722568225692257022571225722257322574225752257622577225782257922580225812258222583225842258522586225872258822589225902259122592225932259422595225962259722598225992260022601226022260322604226052260622607226082260922610226112261222613226142261522616226172261822619226202262122622226232262422625226262262722628226292263022631226322263322634226352263622637226382263922640226412264222643226442264522646226472264822649226502265122652226532265422655226562265722658226592266022661226622266322664226652266622667226682266922670226712267222673226742267522676226772267822679226802268122682226832268422685226862268722688226892269022691226922269322694226952269622697226982269922700227012270222703227042270522706227072270822709227102271122712227132271422715227162271722718227192272022721227222272322724227252272622727227282272922730227312273222733227342273522736227372273822739227402274122742227432274422745227462274722748227492275022751227522275322754227552275622757227582275922760227612276222763227642276522766227672276822769227702277122772227732277422775227762277722778227792278022781227822278322784227852278622787227882278922790227912279222793227942279522796227972279822799228002280122802228032280422805228062280722808228092281022811228122281322814228152281622817228182281922820228212282222823228242282522826228272282822829228302283122832228332283422835228362283722838228392284022841228422284322844228452284622847228482284922850228512285222853228542285522856228572285822859228602286122862228632286422865228662286722868228692287022871228722287322874228752287622877228782287922880228812288222883228842288522886228872288822889228902289122892228932289422895228962289722898228992290022901229022290322904229052290622907229082290922910229112291222913229142291522916229172291822919229202292122922229232292422925229262292722928229292293022931229322293322934229352293622937229382293922940229412294222943229442294522946229472294822949229502295122952229532295422955229562295722958229592296022961229622296322964229652296622967229682296922970229712297222973229742297522976229772297822979229802298122982229832298422985229862298722988229892299022991229922299322994229952299622997229982299923000230012300223003230042300523006230072300823009230102301123012230132301423015230162301723018230192302023021230222302323024230252302623027230282302923030230312303223033230342303523036230372303823039230402304123042230432304423045230462304723048230492305023051230522305323054230552305623057230582305923060230612306223063230642306523066230672306823069230702307123072230732307423075230762307723078230792308023081230822308323084230852308623087230882308923090230912309223093230942309523096230972309823099231002310123102231032310423105231062310723108231092311023111231122311323114231152311623117231182311923120231212312223123231242312523126231272312823129231302313123132231332313423135231362313723138231392314023141231422314323144231452314623147231482314923150231512315223153231542315523156231572315823159231602316123162231632316423165231662316723168231692317023171231722317323174231752317623177231782317923180231812318223183231842318523186231872318823189231902319123192231932319423195231962319723198231992320023201232022320323204232052320623207232082320923210232112321223213232142321523216232172321823219232202322123222232232322423225232262322723228232292323023231232322323323234232352323623237232382323923240232412324223243232442324523246232472324823249232502325123252232532325423255232562325723258232592326023261232622326323264232652326623267232682326923270232712327223273232742327523276232772327823279232802328123282232832328423285232862328723288232892329023291232922329323294232952329623297232982329923300233012330223303233042330523306233072330823309233102331123312233132331423315233162331723318233192332023321233222332323324233252332623327233282332923330233312333223333233342333523336233372333823339233402334123342233432334423345233462334723348233492335023351233522335323354233552335623357233582335923360233612336223363233642336523366233672336823369233702337123372233732337423375233762337723378233792338023381233822338323384233852338623387233882338923390233912339223393233942339523396233972339823399234002340123402234032340423405234062340723408234092341023411234122341323414234152341623417234182341923420234212342223423234242342523426234272342823429234302343123432234332343423435234362343723438234392344023441234422344323444234452344623447234482344923450234512345223453234542345523456234572345823459234602346123462234632346423465234662346723468234692347023471234722347323474234752347623477234782347923480234812348223483234842348523486234872348823489234902349123492234932349423495234962349723498234992350023501235022350323504235052350623507235082350923510235112351223513235142351523516235172351823519235202352123522235232352423525235262352723528235292353023531235322353323534235352353623537235382353923540235412354223543235442354523546235472354823549235502355123552235532355423555235562355723558235592356023561235622356323564235652356623567235682356923570235712357223573235742357523576235772357823579235802358123582235832358423585235862358723588235892359023591235922359323594235952359623597235982359923600236012360223603236042360523606236072360823609236102361123612236132361423615236162361723618236192362023621236222362323624236252362623627236282362923630236312363223633236342363523636236372363823639236402364123642236432364423645236462364723648236492365023651236522365323654236552365623657236582365923660236612366223663236642366523666236672366823669236702367123672236732367423675236762367723678236792368023681236822368323684236852368623687236882368923690236912369223693236942369523696236972369823699237002370123702237032370423705237062370723708237092371023711237122371323714237152371623717237182371923720237212372223723237242372523726237272372823729237302373123732237332373423735237362373723738237392374023741237422374323744237452374623747237482374923750237512375223753237542375523756237572375823759237602376123762237632376423765237662376723768237692377023771237722377323774237752377623777237782377923780237812378223783237842378523786237872378823789237902379123792237932379423795237962379723798237992380023801238022380323804238052380623807238082380923810238112381223813238142381523816238172381823819238202382123822238232382423825238262382723828238292383023831238322383323834238352383623837238382383923840238412384223843238442384523846238472384823849238502385123852238532385423855238562385723858238592386023861238622386323864238652386623867238682386923870238712387223873238742387523876238772387823879238802388123882238832388423885238862388723888238892389023891238922389323894238952389623897238982389923900239012390223903239042390523906239072390823909239102391123912239132391423915239162391723918239192392023921239222392323924239252392623927239282392923930239312393223933239342393523936239372393823939239402394123942239432394423945239462394723948239492395023951239522395323954239552395623957239582395923960239612396223963239642396523966239672396823969239702397123972239732397423975239762397723978239792398023981239822398323984239852398623987239882398923990239912399223993239942399523996239972399823999240002400124002240032400424005240062400724008240092401024011240122401324014240152401624017240182401924020240212402224023240242402524026240272402824029240302403124032240332403424035240362403724038240392404024041240422404324044240452404624047240482404924050240512405224053240542405524056240572405824059240602406124062240632406424065240662406724068240692407024071240722407324074240752407624077240782407924080240812408224083240842408524086240872408824089240902409124092240932409424095240962409724098240992410024101241022410324104241052410624107241082410924110241112411224113241142411524116241172411824119241202412124122241232412424125241262412724128241292413024131241322413324134241352413624137241382413924140241412414224143241442414524146241472414824149241502415124152241532415424155241562415724158241592416024161241622416324164241652416624167241682416924170241712417224173241742417524176241772417824179241802418124182241832418424185241862418724188241892419024191241922419324194241952419624197241982419924200242012420224203242042420524206242072420824209242102421124212242132421424215242162421724218242192422024221242222422324224242252422624227242282422924230242312423224233242342423524236242372423824239242402424124242242432424424245242462424724248242492425024251242522425324254242552425624257242582425924260242612426224263242642426524266242672426824269242702427124272242732427424275242762427724278242792428024281242822428324284242852428624287242882428924290242912429224293242942429524296242972429824299243002430124302243032430424305243062430724308243092431024311243122431324314243152431624317243182431924320243212432224323243242432524326243272432824329243302433124332243332433424335243362433724338243392434024341243422434324344243452434624347243482434924350243512435224353243542435524356243572435824359243602436124362243632436424365243662436724368243692437024371243722437324374243752437624377243782437924380243812438224383243842438524386243872438824389243902439124392243932439424395243962439724398243992440024401244022440324404244052440624407244082440924410244112441224413244142441524416244172441824419244202442124422244232442424425244262442724428244292443024431244322443324434244352443624437244382443924440244412444224443244442444524446244472444824449244502445124452244532445424455244562445724458244592446024461244622446324464244652446624467244682446924470244712447224473244742447524476244772447824479244802448124482244832448424485244862448724488244892449024491244922449324494244952449624497244982449924500245012450224503245042450524506245072450824509245102451124512245132451424515245162451724518245192452024521245222452324524245252452624527245282452924530245312453224533245342453524536245372453824539245402454124542245432454424545245462454724548245492455024551245522455324554245552455624557245582455924560245612456224563245642456524566245672456824569245702457124572245732457424575245762457724578245792458024581245822458324584245852458624587245882458924590245912459224593245942459524596245972459824599246002460124602246032460424605246062460724608246092461024611246122461324614246152461624617246182461924620246212462224623246242462524626246272462824629246302463124632246332463424635246362463724638246392464024641246422464324644246452464624647246482464924650246512465224653246542465524656246572465824659246602466124662246632466424665246662466724668246692467024671246722467324674246752467624677246782467924680246812468224683246842468524686246872468824689246902469124692246932469424695246962469724698246992470024701247022470324704247052470624707247082470924710247112471224713247142471524716247172471824719247202472124722247232472424725247262472724728247292473024731247322473324734247352473624737247382473924740247412474224743247442474524746247472474824749247502475124752247532475424755247562475724758247592476024761247622476324764247652476624767247682476924770247712477224773247742477524776247772477824779247802478124782247832478424785247862478724788247892479024791247922479324794247952479624797247982479924800248012480224803248042480524806248072480824809248102481124812248132481424815248162481724818248192482024821248222482324824248252482624827248282482924830248312483224833248342483524836248372483824839248402484124842248432484424845248462484724848248492485024851248522485324854248552485624857248582485924860248612486224863248642486524866248672486824869248702487124872248732487424875248762487724878248792488024881248822488324884248852488624887248882488924890248912489224893248942489524896248972489824899249002490124902249032490424905249062490724908249092491024911249122491324914249152491624917249182491924920249212492224923249242492524926249272492824929249302493124932249332493424935249362493724938249392494024941249422494324944249452494624947249482494924950249512495224953249542495524956249572495824959249602496124962249632496424965249662496724968249692497024971249722497324974249752497624977249782497924980249812498224983249842498524986249872498824989249902499124992249932499424995249962499724998249992500025001250022500325004250052500625007250082500925010250112501225013250142501525016250172501825019250202502125022250232502425025250262502725028250292503025031250322503325034250352503625037250382503925040250412504225043250442504525046250472504825049250502505125052250532505425055250562505725058250592506025061250622506325064250652506625067250682506925070250712507225073250742507525076250772507825079250802508125082250832508425085250862508725088250892509025091250922509325094250952509625097250982509925100251012510225103251042510525106251072510825109251102511125112251132511425115251162511725118251192512025121251222512325124251252512625127251282512925130251312513225133251342513525136251372513825139251402514125142251432514425145251462514725148251492515025151251522515325154251552515625157251582515925160251612516225163251642516525166251672516825169251702517125172251732517425175251762517725178251792518025181251822518325184251852518625187251882518925190251912519225193251942519525196251972519825199252002520125202252032520425205252062520725208252092521025211252122521325214252152521625217252182521925220252212522225223252242522525226252272522825229252302523125232252332523425235252362523725238252392524025241252422524325244252452524625247252482524925250252512525225253252542525525256252572525825259252602526125262252632526425265252662526725268252692527025271252722527325274252752527625277252782527925280252812528225283252842528525286252872528825289252902529125292252932529425295252962529725298252992530025301253022530325304253052530625307253082530925310253112531225313253142531525316253172531825319253202532125322253232532425325253262532725328253292533025331253322533325334253352533625337253382533925340253412534225343253442534525346253472534825349253502535125352253532535425355253562535725358253592536025361253622536325364253652536625367253682536925370253712537225373253742537525376253772537825379253802538125382253832538425385253862538725388253892539025391253922539325394253952539625397253982539925400254012540225403254042540525406254072540825409254102541125412254132541425415254162541725418254192542025421254222542325424254252542625427254282542925430254312543225433254342543525436254372543825439254402544125442254432544425445254462544725448254492545025451254522545325454254552545625457254582545925460254612546225463254642546525466254672546825469254702547125472254732547425475254762547725478254792548025481254822548325484254852548625487254882548925490254912549225493254942549525496254972549825499255002550125502255032550425505255062550725508255092551025511255122551325514255152551625517255182551925520255212552225523255242552525526255272552825529255302553125532255332553425535255362553725538255392554025541255422554325544255452554625547255482554925550255512555225553255542555525556255572555825559255602556125562255632556425565255662556725568255692557025571255722557325574255752557625577255782557925580255812558225583255842558525586255872558825589255902559125592255932559425595255962559725598255992560025601256022560325604256052560625607256082560925610256112561225613256142561525616256172561825619256202562125622256232562425625256262562725628256292563025631256322563325634256352563625637256382563925640256412564225643256442564525646256472564825649256502565125652256532565425655256562565725658256592566025661256622566325664256652566625667256682566925670256712567225673256742567525676256772567825679256802568125682256832568425685256862568725688256892569025691256922569325694256952569625697256982569925700257012570225703257042570525706257072570825709257102571125712257132571425715257162571725718257192572025721257222572325724257252572625727257282572925730257312573225733257342573525736257372573825739257402574125742257432574425745257462574725748257492575025751257522575325754257552575625757257582575925760257612576225763257642576525766257672576825769257702577125772257732577425775257762577725778257792578025781257822578325784257852578625787257882578925790257912579225793257942579525796257972579825799258002580125802258032580425805258062580725808258092581025811258122581325814258152581625817258182581925820258212582225823258242582525826258272582825829258302583125832258332583425835258362583725838258392584025841258422584325844258452584625847258482584925850258512585225853258542585525856258572585825859258602586125862258632586425865258662586725868258692587025871258722587325874258752587625877258782587925880258812588225883258842588525886258872588825889258902589125892258932589425895258962589725898258992590025901259022590325904259052590625907259082590925910259112591225913259142591525916259172591825919259202592125922259232592425925259262592725928259292593025931259322593325934259352593625937259382593925940259412594225943259442594525946259472594825949259502595125952259532595425955259562595725958259592596025961259622596325964259652596625967259682596925970259712597225973259742597525976259772597825979259802598125982259832598425985259862598725988259892599025991259922599325994259952599625997259982599926000260012600226003260042600526006260072600826009260102601126012260132601426015260162601726018260192602026021260222602326024260252602626027260282602926030260312603226033260342603526036260372603826039260402604126042260432604426045260462604726048260492605026051260522605326054260552605626057260582605926060260612606226063260642606526066260672606826069260702607126072260732607426075260762607726078260792608026081260822608326084260852608626087260882608926090260912609226093260942609526096260972609826099261002610126102261032610426105261062610726108261092611026111261122611326114261152611626117261182611926120261212612226123261242612526126261272612826129261302613126132261332613426135261362613726138261392614026141261422614326144261452614626147261482614926150261512615226153261542615526156261572615826159261602616126162261632616426165261662616726168261692617026171261722617326174261752617626177261782617926180261812618226183261842618526186261872618826189261902619126192261932619426195261962619726198261992620026201262022620326204262052620626207262082620926210262112621226213262142621526216262172621826219262202622126222262232622426225262262622726228262292623026231262322623326234262352623626237262382623926240262412624226243262442624526246262472624826249262502625126252262532625426255262562625726258262592626026261262622626326264262652626626267262682626926270262712627226273262742627526276262772627826279262802628126282262832628426285262862628726288262892629026291262922629326294262952629626297262982629926300263012630226303263042630526306263072630826309263102631126312263132631426315263162631726318263192632026321263222632326324263252632626327263282632926330263312633226333263342633526336263372633826339263402634126342263432634426345263462634726348263492635026351263522635326354263552635626357263582635926360263612636226363263642636526366263672636826369263702637126372263732637426375263762637726378263792638026381263822638326384263852638626387263882638926390263912639226393263942639526396263972639826399264002640126402264032640426405264062640726408264092641026411264122641326414264152641626417264182641926420264212642226423264242642526426264272642826429264302643126432264332643426435264362643726438264392644026441264422644326444264452644626447264482644926450264512645226453264542645526456264572645826459264602646126462264632646426465264662646726468264692647026471264722647326474264752647626477264782647926480264812648226483264842648526486264872648826489264902649126492264932649426495264962649726498264992650026501265022650326504265052650626507265082650926510265112651226513265142651526516265172651826519265202652126522265232652426525265262652726528265292653026531265322653326534265352653626537265382653926540265412654226543265442654526546265472654826549265502655126552265532655426555265562655726558265592656026561265622656326564265652656626567265682656926570265712657226573265742657526576265772657826579265802658126582265832658426585265862658726588265892659026591265922659326594265952659626597265982659926600266012660226603266042660526606266072660826609266102661126612266132661426615266162661726618266192662026621266222662326624266252662626627266282662926630266312663226633266342663526636266372663826639266402664126642266432664426645266462664726648266492665026651266522665326654266552665626657266582665926660266612666226663266642666526666266672666826669266702667126672266732667426675266762667726678266792668026681266822668326684266852668626687266882668926690266912669226693266942669526696266972669826699267002670126702267032670426705267062670726708267092671026711267122671326714267152671626717267182671926720267212672226723267242672526726267272672826729267302673126732267332673426735267362673726738267392674026741267422674326744267452674626747267482674926750267512675226753267542675526756267572675826759267602676126762267632676426765267662676726768267692677026771267722677326774267752677626777267782677926780267812678226783267842678526786267872678826789267902679126792267932679426795267962679726798267992680026801268022680326804268052680626807268082680926810268112681226813268142681526816268172681826819268202682126822268232682426825268262682726828268292683026831268322683326834268352683626837268382683926840268412684226843268442684526846268472684826849268502685126852268532685426855268562685726858268592686026861268622686326864268652686626867268682686926870268712687226873268742687526876268772687826879268802688126882268832688426885268862688726888268892689026891268922689326894268952689626897268982689926900269012690226903269042690526906269072690826909269102691126912269132691426915269162691726918269192692026921269222692326924269252692626927269282692926930269312693226933269342693526936269372693826939269402694126942269432694426945269462694726948269492695026951269522695326954269552695626957269582695926960269612696226963269642696526966269672696826969269702697126972269732697426975269762697726978269792698026981269822698326984269852698626987269882698926990269912699226993269942699526996269972699826999270002700127002270032700427005270062700727008270092701027011270122701327014270152701627017270182701927020270212702227023270242702527026270272702827029270302703127032270332703427035270362703727038270392704027041270422704327044270452704627047270482704927050270512705227053270542705527056270572705827059270602706127062270632706427065270662706727068270692707027071270722707327074270752707627077270782707927080270812708227083270842708527086270872708827089270902709127092270932709427095270962709727098270992710027101271022710327104271052710627107271082710927110271112711227113271142711527116271172711827119271202712127122271232712427125271262712727128271292713027131271322713327134271352713627137271382713927140271412714227143271442714527146271472714827149271502715127152271532715427155271562715727158271592716027161271622716327164271652716627167271682716927170271712717227173271742717527176271772717827179271802718127182271832718427185271862718727188271892719027191271922719327194271952719627197271982719927200272012720227203272042720527206272072720827209272102721127212272132721427215272162721727218272192722027221272222722327224272252722627227272282722927230272312723227233272342723527236272372723827239272402724127242272432724427245272462724727248272492725027251272522725327254272552725627257272582725927260272612726227263272642726527266272672726827269272702727127272272732727427275272762727727278272792728027281272822728327284272852728627287272882728927290272912729227293272942729527296272972729827299273002730127302273032730427305273062730727308273092731027311273122731327314273152731627317273182731927320273212732227323273242732527326273272732827329273302733127332273332733427335273362733727338273392734027341273422734327344273452734627347273482734927350273512735227353273542735527356273572735827359273602736127362273632736427365273662736727368273692737027371273722737327374273752737627377273782737927380273812738227383273842738527386273872738827389273902739127392273932739427395273962739727398273992740027401274022740327404274052740627407274082740927410274112741227413274142741527416274172741827419274202742127422274232742427425274262742727428274292743027431274322743327434274352743627437274382743927440274412744227443274442744527446274472744827449274502745127452274532745427455274562745727458274592746027461274622746327464274652746627467274682746927470274712747227473274742747527476274772747827479274802748127482274832748427485274862748727488274892749027491274922749327494274952749627497274982749927500275012750227503275042750527506275072750827509275102751127512275132751427515275162751727518275192752027521275222752327524275252752627527275282752927530275312753227533275342753527536275372753827539275402754127542275432754427545275462754727548275492755027551275522755327554275552755627557275582755927560275612756227563275642756527566275672756827569275702757127572275732757427575275762757727578275792758027581275822758327584275852758627587275882758927590275912759227593275942759527596275972759827599276002760127602276032760427605276062760727608276092761027611276122761327614276152761627617276182761927620276212762227623276242762527626276272762827629276302763127632276332763427635276362763727638276392764027641276422764327644276452764627647276482764927650276512765227653276542765527656276572765827659276602766127662276632766427665276662766727668276692767027671276722767327674276752767627677276782767927680276812768227683276842768527686276872768827689276902769127692276932769427695276962769727698276992770027701277022770327704277052770627707277082770927710277112771227713277142771527716277172771827719277202772127722277232772427725277262772727728277292773027731277322773327734277352773627737277382773927740277412774227743277442774527746277472774827749277502775127752277532775427755277562775727758277592776027761277622776327764277652776627767277682776927770277712777227773277742777527776277772777827779277802778127782277832778427785277862778727788277892779027791277922779327794277952779627797277982779927800278012780227803278042780527806278072780827809278102781127812278132781427815278162781727818278192782027821278222782327824278252782627827278282782927830278312783227833278342783527836278372783827839278402784127842278432784427845278462784727848278492785027851278522785327854278552785627857278582785927860278612786227863278642786527866278672786827869278702787127872278732787427875278762787727878278792788027881278822788327884278852788627887278882788927890278912789227893278942789527896278972789827899279002790127902279032790427905279062790727908279092791027911279122791327914279152791627917279182791927920279212792227923279242792527926279272792827929279302793127932279332793427935279362793727938279392794027941279422794327944279452794627947279482794927950279512795227953279542795527956279572795827959279602796127962279632796427965279662796727968279692797027971279722797327974279752797627977279782797927980279812798227983279842798527986279872798827989279902799127992279932799427995279962799727998279992800028001280022800328004280052800628007280082800928010280112801228013280142801528016280172801828019280202802128022280232802428025280262802728028280292803028031280322803328034280352803628037280382803928040280412804228043280442804528046280472804828049280502805128052280532805428055280562805728058280592806028061280622806328064280652806628067280682806928070280712807228073280742807528076280772807828079280802808128082280832808428085280862808728088280892809028091280922809328094280952809628097280982809928100281012810228103281042810528106281072810828109281102811128112281132811428115281162811728118281192812028121281222812328124281252812628127281282812928130281312813228133281342813528136281372813828139281402814128142281432814428145281462814728148281492815028151281522815328154281552815628157281582815928160281612816228163281642816528166281672816828169281702817128172281732817428175281762817728178281792818028181281822818328184281852818628187281882818928190281912819228193281942819528196281972819828199282002820128202282032820428205282062820728208282092821028211282122821328214282152821628217282182821928220282212822228223282242822528226282272822828229282302823128232282332823428235282362823728238282392824028241282422824328244282452824628247282482824928250282512825228253282542825528256282572825828259282602826128262282632826428265282662826728268282692827028271282722827328274282752827628277282782827928280282812828228283282842828528286282872828828289282902829128292282932829428295282962829728298282992830028301283022830328304283052830628307283082830928310283112831228313283142831528316283172831828319283202832128322283232832428325283262832728328283292833028331283322833328334283352833628337283382833928340283412834228343283442834528346283472834828349283502835128352283532835428355283562835728358283592836028361283622836328364283652836628367283682836928370283712837228373283742837528376283772837828379283802838128382283832838428385283862838728388283892839028391283922839328394283952839628397283982839928400284012840228403284042840528406284072840828409284102841128412284132841428415284162841728418284192842028421284222842328424284252842628427284282842928430284312843228433284342843528436284372843828439284402844128442284432844428445284462844728448284492845028451284522845328454284552845628457284582845928460284612846228463284642846528466284672846828469284702847128472284732847428475284762847728478284792848028481284822848328484284852848628487284882848928490284912849228493284942849528496284972849828499285002850128502285032850428505285062850728508285092851028511285122851328514285152851628517285182851928520285212852228523285242852528526285272852828529285302853128532285332853428535285362853728538285392854028541285422854328544285452854628547285482854928550285512855228553285542855528556285572855828559285602856128562285632856428565285662856728568285692857028571285722857328574285752857628577285782857928580285812858228583285842858528586285872858828589285902859128592285932859428595285962859728598285992860028601286022860328604286052860628607286082860928610286112861228613286142861528616286172861828619286202862128622286232862428625286262862728628286292863028631286322863328634286352863628637286382863928640286412864228643286442864528646286472864828649286502865128652286532865428655286562865728658286592866028661286622866328664286652866628667286682866928670286712867228673286742867528676286772867828679286802868128682286832868428685286862868728688286892869028691286922869328694286952869628697286982869928700287012870228703287042870528706287072870828709287102871128712287132871428715287162871728718287192872028721287222872328724287252872628727287282872928730287312873228733287342873528736287372873828739287402874128742287432874428745287462874728748287492875028751287522875328754287552875628757287582875928760287612876228763287642876528766287672876828769287702877128772287732877428775287762877728778287792878028781287822878328784287852878628787287882878928790287912879228793287942879528796287972879828799288002880128802288032880428805288062880728808288092881028811288122881328814288152881628817288182881928820288212882228823288242882528826288272882828829288302883128832288332883428835288362883728838288392884028841288422884328844288452884628847288482884928850288512885228853288542885528856288572885828859288602886128862288632886428865288662886728868288692887028871288722887328874288752887628877288782887928880288812888228883288842888528886288872888828889288902889128892288932889428895288962889728898288992890028901289022890328904289052890628907289082890928910289112891228913289142891528916289172891828919289202892128922289232892428925289262892728928289292893028931289322893328934289352893628937289382893928940289412894228943289442894528946289472894828949289502895128952289532895428955289562895728958289592896028961289622896328964289652896628967289682896928970289712897228973289742897528976289772897828979289802898128982289832898428985289862898728988289892899028991289922899328994289952899628997289982899929000290012900229003290042900529006290072900829009290102901129012290132901429015290162901729018290192902029021290222902329024290252902629027290282902929030290312903229033290342903529036290372903829039290402904129042290432904429045290462904729048290492905029051290522905329054290552905629057290582905929060290612906229063290642906529066290672906829069290702907129072290732907429075290762907729078290792908029081290822908329084290852908629087290882908929090290912909229093290942909529096290972909829099291002910129102291032910429105291062910729108291092911029111291122911329114291152911629117291182911929120291212912229123291242912529126291272912829129291302913129132291332913429135291362913729138291392914029141291422914329144291452914629147291482914929150291512915229153291542915529156291572915829159291602916129162291632916429165291662916729168291692917029171291722917329174291752917629177291782917929180291812918229183291842918529186291872918829189291902919129192291932919429195291962919729198291992920029201292022920329204292052920629207292082920929210292112921229213292142921529216292172921829219292202922129222292232922429225292262922729228292292923029231292322923329234292352923629237292382923929240292412924229243292442924529246292472924829249292502925129252292532925429255292562925729258292592926029261292622926329264292652926629267292682926929270292712927229273292742927529276292772927829279292802928129282292832928429285292862928729288292892929029291292922929329294292952929629297292982929929300293012930229303293042930529306293072930829309293102931129312293132931429315293162931729318293192932029321293222932329324293252932629327293282932929330293312933229333293342933529336293372933829339293402934129342293432934429345293462934729348293492935029351293522935329354293552935629357293582935929360293612936229363293642936529366293672936829369293702937129372293732937429375293762937729378293792938029381293822938329384293852938629387293882938929390293912939229393293942939529396293972939829399294002940129402294032940429405294062940729408294092941029411294122941329414294152941629417294182941929420294212942229423294242942529426294272942829429294302943129432294332943429435294362943729438294392944029441294422944329444294452944629447294482944929450294512945229453294542945529456294572945829459294602946129462294632946429465294662946729468294692947029471294722947329474294752947629477294782947929480294812948229483294842948529486294872948829489294902949129492294932949429495294962949729498294992950029501295022950329504295052950629507295082950929510295112951229513295142951529516295172951829519295202952129522295232952429525295262952729528295292953029531295322953329534295352953629537295382953929540295412954229543295442954529546295472954829549295502955129552295532955429555295562955729558295592956029561295622956329564295652956629567295682956929570295712957229573295742957529576295772957829579295802958129582295832958429585295862958729588295892959029591295922959329594295952959629597295982959929600296012960229603296042960529606296072960829609296102961129612296132961429615296162961729618296192962029621296222962329624296252962629627296282962929630296312963229633296342963529636296372963829639296402964129642296432964429645296462964729648296492965029651296522965329654296552965629657296582965929660296612966229663296642966529666296672966829669296702967129672296732967429675296762967729678296792968029681296822968329684296852968629687296882968929690296912969229693296942969529696296972969829699297002970129702297032970429705297062970729708297092971029711297122971329714297152971629717297182971929720297212972229723297242972529726297272972829729297302973129732297332973429735297362973729738297392974029741297422974329744297452974629747297482974929750297512975229753297542975529756297572975829759297602976129762297632976429765297662976729768297692977029771297722977329774297752977629777297782977929780297812978229783297842978529786297872978829789297902979129792297932979429795297962979729798297992980029801298022980329804298052980629807298082980929810298112981229813298142981529816298172981829819298202982129822298232982429825298262982729828298292983029831298322983329834298352983629837298382983929840298412984229843298442984529846298472984829849298502985129852298532985429855298562985729858298592986029861298622986329864298652986629867298682986929870298712987229873298742987529876298772987829879298802988129882298832988429885298862988729888298892989029891298922989329894298952989629897298982989929900299012990229903299042990529906299072990829909299102991129912299132991429915299162991729918299192992029921299222992329924299252992629927299282992929930299312993229933299342993529936299372993829939299402994129942299432994429945299462994729948299492995029951299522995329954299552995629957299582995929960299612996229963299642996529966299672996829969299702997129972299732997429975299762997729978299792998029981299822998329984299852998629987299882998929990299912999229993299942999529996299972999829999300003000130002300033000430005300063000730008300093001030011300123001330014300153001630017300183001930020300213002230023300243002530026300273002830029300303003130032300333003430035300363003730038300393004030041300423004330044300453004630047300483004930050300513005230053300543005530056300573005830059300603006130062300633006430065300663006730068300693007030071300723007330074300753007630077300783007930080300813008230083300843008530086300873008830089300903009130092300933009430095300963009730098300993010030101301023010330104301053010630107301083010930110301113011230113301143011530116301173011830119301203012130122301233012430125301263012730128301293013030131301323013330134301353013630137301383013930140301413014230143301443014530146301473014830149301503015130152301533015430155301563015730158301593016030161301623016330164301653016630167301683016930170301713017230173301743017530176301773017830179301803018130182301833018430185301863018730188301893019030191301923019330194301953019630197301983019930200302013020230203302043020530206302073020830209302103021130212302133021430215302163021730218302193022030221302223022330224302253022630227302283022930230302313023230233302343023530236302373023830239302403024130242302433024430245302463024730248302493025030251302523025330254302553025630257302583025930260302613026230263302643026530266302673026830269302703027130272302733027430275302763027730278302793028030281302823028330284302853028630287302883028930290302913029230293302943029530296302973029830299303003030130302303033030430305303063030730308303093031030311303123031330314303153031630317303183031930320303213032230323303243032530326303273032830329303303033130332303333033430335303363033730338303393034030341303423034330344303453034630347303483034930350303513035230353303543035530356303573035830359303603036130362303633036430365303663036730368303693037030371303723037330374303753037630377303783037930380303813038230383303843038530386303873038830389303903039130392303933039430395303963039730398303993040030401304023040330404304053040630407304083040930410304113041230413304143041530416304173041830419304203042130422304233042430425304263042730428304293043030431304323043330434304353043630437304383043930440304413044230443304443044530446304473044830449304503045130452304533045430455304563045730458304593046030461304623046330464304653046630467304683046930470304713047230473304743047530476304773047830479304803048130482304833048430485304863048730488304893049030491304923049330494304953049630497304983049930500305013050230503305043050530506305073050830509305103051130512305133051430515305163051730518305193052030521305223052330524305253052630527305283052930530305313053230533305343053530536305373053830539305403054130542305433054430545305463054730548305493055030551305523055330554305553055630557305583055930560305613056230563305643056530566305673056830569305703057130572305733057430575305763057730578305793058030581305823058330584305853058630587305883058930590305913059230593305943059530596305973059830599306003060130602306033060430605306063060730608306093061030611306123061330614306153061630617306183061930620306213062230623306243062530626306273062830629306303063130632306333063430635306363063730638306393064030641306423064330644306453064630647306483064930650306513065230653306543065530656306573065830659306603066130662306633066430665306663066730668306693067030671306723067330674306753067630677306783067930680306813068230683306843068530686306873068830689306903069130692306933069430695306963069730698306993070030701307023070330704307053070630707307083070930710307113071230713307143071530716307173071830719307203072130722307233072430725307263072730728307293073030731307323073330734307353073630737307383073930740307413074230743307443074530746307473074830749307503075130752307533075430755307563075730758307593076030761307623076330764307653076630767307683076930770307713077230773307743077530776307773077830779307803078130782307833078430785307863078730788307893079030791307923079330794307953079630797307983079930800308013080230803308043080530806308073080830809308103081130812308133081430815308163081730818308193082030821308223082330824308253082630827308283082930830308313083230833308343083530836308373083830839308403084130842308433084430845308463084730848308493085030851308523085330854308553085630857308583085930860308613086230863308643086530866308673086830869308703087130872308733087430875308763087730878308793088030881308823088330884308853088630887308883088930890308913089230893308943089530896308973089830899309003090130902309033090430905309063090730908309093091030911309123091330914309153091630917309183091930920309213092230923309243092530926309273092830929309303093130932309333093430935309363093730938309393094030941309423094330944309453094630947309483094930950309513095230953309543095530956309573095830959309603096130962309633096430965309663096730968309693097030971309723097330974309753097630977309783097930980309813098230983309843098530986309873098830989309903099130992309933099430995309963099730998309993100031001310023100331004310053100631007310083100931010310113101231013310143101531016310173101831019310203102131022310233102431025310263102731028310293103031031310323103331034310353103631037310383103931040310413104231043310443104531046310473104831049310503105131052310533105431055310563105731058310593106031061310623106331064310653106631067310683106931070310713107231073310743107531076310773107831079310803108131082310833108431085310863108731088310893109031091310923109331094310953109631097310983109931100311013110231103311043110531106311073110831109311103111131112311133111431115311163111731118311193112031121311223112331124311253112631127311283112931130311313113231133311343113531136311373113831139311403114131142311433114431145311463114731148311493115031151311523115331154311553115631157311583115931160311613116231163311643116531166311673116831169311703117131172311733117431175311763117731178311793118031181311823118331184311853118631187311883118931190311913119231193311943119531196311973119831199312003120131202312033120431205312063120731208312093121031211312123121331214312153121631217312183121931220312213122231223312243122531226312273122831229312303123131232312333123431235312363123731238312393124031241312423124331244312453124631247312483124931250312513125231253312543125531256312573125831259312603126131262312633126431265312663126731268312693127031271312723127331274312753127631277312783127931280312813128231283312843128531286312873128831289312903129131292312933129431295312963129731298312993130031301313023130331304313053130631307313083130931310313113131231313313143131531316313173131831319313203132131322313233132431325313263132731328313293133031331313323133331334313353133631337313383133931340313413134231343313443134531346313473134831349313503135131352313533135431355313563135731358313593136031361313623136331364313653136631367313683136931370313713137231373313743137531376313773137831379313803138131382313833138431385313863138731388313893139031391313923139331394313953139631397313983139931400314013140231403314043140531406314073140831409314103141131412314133141431415314163141731418314193142031421314223142331424314253142631427314283142931430314313143231433314343143531436314373143831439314403144131442314433144431445314463144731448314493145031451314523145331454314553145631457314583145931460314613146231463314643146531466314673146831469314703147131472314733147431475314763147731478314793148031481314823148331484314853148631487314883148931490314913149231493314943149531496314973149831499315003150131502315033150431505315063150731508315093151031511315123151331514315153151631517315183151931520315213152231523315243152531526315273152831529315303153131532315333153431535315363153731538315393154031541315423154331544315453154631547315483154931550315513155231553315543155531556315573155831559315603156131562315633156431565315663156731568315693157031571315723157331574315753157631577315783157931580315813158231583315843158531586315873158831589315903159131592315933159431595315963159731598315993160031601316023160331604316053160631607316083160931610316113161231613316143161531616316173161831619316203162131622316233162431625316263162731628316293163031631316323163331634316353163631637316383163931640316413164231643316443164531646316473164831649316503165131652316533165431655316563165731658316593166031661316623166331664316653166631667316683166931670316713167231673316743167531676316773167831679316803168131682316833168431685316863168731688316893169031691316923169331694316953169631697316983169931700317013170231703317043170531706317073170831709317103171131712317133171431715317163171731718317193172031721317223172331724317253172631727317283172931730317313173231733317343173531736317373173831739317403174131742317433174431745317463174731748317493175031751317523175331754317553175631757317583175931760317613176231763317643176531766317673176831769317703177131772317733177431775317763177731778317793178031781317823178331784317853178631787317883178931790317913179231793317943179531796317973179831799318003180131802318033180431805318063180731808318093181031811318123181331814318153181631817318183181931820318213182231823318243182531826318273182831829318303183131832318333183431835318363183731838318393184031841318423184331844318453184631847318483184931850318513185231853318543185531856318573185831859318603186131862318633186431865318663186731868318693187031871318723187331874318753187631877318783187931880318813188231883318843188531886318873188831889318903189131892318933189431895318963189731898318993190031901319023190331904319053190631907319083190931910319113191231913319143191531916319173191831919319203192131922319233192431925319263192731928319293193031931319323193331934319353193631937319383193931940319413194231943319443194531946319473194831949319503195131952319533195431955319563195731958319593196031961319623196331964319653196631967319683196931970319713197231973319743197531976319773197831979319803198131982319833198431985319863198731988319893199031991319923199331994319953199631997319983199932000320013200232003320043200532006320073200832009320103201132012320133201432015320163201732018320193202032021320223202332024320253202632027320283202932030320313203232033320343203532036320373203832039320403204132042320433204432045320463204732048320493205032051320523205332054320553205632057320583205932060320613206232063320643206532066320673206832069320703207132072320733207432075320763207732078320793208032081320823208332084320853208632087320883208932090320913209232093320943209532096320973209832099321003210132102321033210432105321063210732108321093211032111321123211332114321153211632117321183211932120321213212232123321243212532126321273212832129321303213132132321333213432135321363213732138321393214032141321423214332144321453214632147321483214932150321513215232153321543215532156321573215832159321603216132162321633216432165321663216732168321693217032171321723217332174321753217632177321783217932180321813218232183321843218532186321873218832189321903219132192321933219432195321963219732198321993220032201322023220332204322053220632207322083220932210322113221232213322143221532216322173221832219322203222132222322233222432225322263222732228322293223032231322323223332234322353223632237322383223932240322413224232243322443224532246322473224832249322503225132252322533225432255322563225732258322593226032261322623226332264322653226632267322683226932270322713227232273322743227532276322773227832279322803228132282322833228432285322863228732288322893229032291322923229332294322953229632297322983229932300323013230232303323043230532306323073230832309323103231132312323133231432315323163231732318323193232032321323223232332324323253232632327323283232932330323313233232333323343233532336323373233832339323403234132342323433234432345323463234732348323493235032351323523235332354323553235632357323583235932360323613236232363323643236532366323673236832369323703237132372323733237432375323763237732378323793238032381323823238332384323853238632387323883238932390323913239232393323943239532396323973239832399324003240132402324033240432405324063240732408324093241032411324123241332414324153241632417324183241932420324213242232423324243242532426324273242832429324303243132432324333243432435324363243732438324393244032441324423244332444324453244632447324483244932450324513245232453324543245532456324573245832459324603246132462324633246432465324663246732468324693247032471324723247332474324753247632477324783247932480324813248232483324843248532486324873248832489324903249132492324933249432495324963249732498324993250032501325023250332504325053250632507325083250932510325113251232513325143251532516325173251832519325203252132522325233252432525325263252732528325293253032531325323253332534325353253632537325383253932540325413254232543325443254532546325473254832549325503255132552325533255432555325563255732558325593256032561325623256332564325653256632567325683256932570325713257232573325743257532576325773257832579325803258132582325833258432585325863258732588325893259032591325923259332594325953259632597325983259932600326013260232603326043260532606326073260832609326103261132612326133261432615326163261732618326193262032621326223262332624326253262632627326283262932630326313263232633326343263532636326373263832639326403264132642326433264432645326463264732648326493265032651326523265332654326553265632657326583265932660326613266232663326643266532666326673266832669326703267132672326733267432675326763267732678326793268032681326823268332684326853268632687326883268932690326913269232693326943269532696326973269832699327003270132702327033270432705327063270732708327093271032711327123271332714327153271632717327183271932720327213272232723327243272532726327273272832729327303273132732327333273432735327363273732738327393274032741327423274332744327453274632747327483274932750327513275232753327543275532756327573275832759327603276132762327633276432765327663276732768327693277032771327723277332774327753277632777327783277932780327813278232783327843278532786327873278832789327903279132792327933279432795327963279732798327993280032801328023280332804328053280632807328083280932810328113281232813328143281532816328173281832819328203282132822328233282432825328263282732828328293283032831328323283332834328353283632837328383283932840328413284232843328443284532846328473284832849328503285132852328533285432855328563285732858328593286032861328623286332864328653286632867328683286932870328713287232873328743287532876328773287832879328803288132882328833288432885328863288732888328893289032891328923289332894328953289632897328983289932900329013290232903329043290532906329073290832909329103291132912329133291432915329163291732918329193292032921329223292332924329253292632927329283292932930329313293232933329343293532936329373293832939329403294132942329433294432945329463294732948329493295032951329523295332954329553295632957329583295932960329613296232963329643296532966329673296832969329703297132972329733297432975329763297732978329793298032981329823298332984329853298632987329883298932990329913299232993329943299532996329973299832999330003300133002330033300433005330063300733008330093301033011330123301333014330153301633017330183301933020330213302233023330243302533026330273302833029330303303133032330333303433035330363303733038330393304033041330423304333044330453304633047330483304933050330513305233053330543305533056330573305833059330603306133062330633306433065330663306733068330693307033071330723307333074330753307633077330783307933080330813308233083330843308533086330873308833089330903309133092330933309433095330963309733098330993310033101331023310333104331053310633107331083310933110331113311233113331143311533116331173311833119331203312133122331233312433125331263312733128331293313033131331323313333134331353313633137331383313933140331413314233143331443314533146331473314833149331503315133152331533315433155331563315733158331593316033161331623316333164331653316633167331683316933170331713317233173331743317533176331773317833179331803318133182331833318433185331863318733188331893319033191331923319333194331953319633197331983319933200332013320233203332043320533206332073320833209332103321133212332133321433215332163321733218332193322033221332223322333224332253322633227332283322933230332313323233233332343323533236332373323833239332403324133242332433324433245332463324733248332493325033251332523325333254332553325633257332583325933260332613326233263332643326533266332673326833269332703327133272332733327433275332763327733278332793328033281332823328333284332853328633287332883328933290332913329233293332943329533296332973329833299333003330133302333033330433305333063330733308333093331033311333123331333314333153331633317333183331933320333213332233323333243332533326333273332833329333303333133332333333333433335333363333733338333393334033341333423334333344333453334633347333483334933350333513335233353333543335533356333573335833359333603336133362333633336433365333663336733368333693337033371333723337333374333753337633377333783337933380333813338233383333843338533386333873338833389333903339133392333933339433395333963339733398333993340033401334023340333404334053340633407334083340933410334113341233413334143341533416334173341833419334203342133422334233342433425334263342733428334293343033431334323343333434334353343633437334383343933440334413344233443334443344533446334473344833449334503345133452334533345433455334563345733458334593346033461334623346333464334653346633467334683346933470334713347233473334743347533476334773347833479334803348133482334833348433485334863348733488334893349033491334923349333494334953349633497334983349933500335013350233503335043350533506335073350833509335103351133512335133351433515335163351733518335193352033521335223352333524335253352633527335283352933530335313353233533335343353533536335373353833539335403354133542335433354433545335463354733548335493355033551335523355333554335553355633557335583355933560335613356233563335643356533566335673356833569335703357133572335733357433575335763357733578335793358033581335823358333584335853358633587335883358933590335913359233593335943359533596335973359833599336003360133602336033360433605336063360733608336093361033611336123361333614336153361633617336183361933620336213362233623336243362533626336273362833629336303363133632336333363433635336363363733638336393364033641336423364333644336453364633647336483364933650336513365233653336543365533656336573365833659336603366133662336633366433665336663366733668336693367033671336723367333674336753367633677336783367933680336813368233683336843368533686336873368833689336903369133692336933369433695336963369733698336993370033701337023370333704337053370633707337083370933710337113371233713337143371533716337173371833719337203372133722337233372433725337263372733728337293373033731337323373333734337353373633737337383373933740337413374233743337443374533746337473374833749337503375133752337533375433755337563375733758337593376033761337623376333764337653376633767337683376933770337713377233773337743377533776337773377833779337803378133782337833378433785337863378733788337893379033791337923379333794337953379633797337983379933800338013380233803338043380533806338073380833809338103381133812338133381433815338163381733818338193382033821338223382333824338253382633827338283382933830338313383233833338343383533836338373383833839338403384133842338433384433845338463384733848338493385033851338523385333854338553385633857338583385933860338613386233863338643386533866338673386833869338703387133872338733387433875338763387733878338793388033881338823388333884338853388633887338883388933890338913389233893338943389533896338973389833899339003390133902339033390433905339063390733908339093391033911339123391333914339153391633917339183391933920339213392233923339243392533926339273392833929339303393133932339333393433935339363393733938339393394033941339423394333944339453394633947339483394933950339513395233953339543395533956339573395833959339603396133962339633396433965339663396733968339693397033971339723397333974339753397633977339783397933980339813398233983339843398533986339873398833989339903399133992339933399433995339963399733998339993400034001340023400334004340053400634007340083400934010340113401234013340143401534016340173401834019340203402134022340233402434025340263402734028340293403034031340323403334034340353403634037340383403934040340413404234043340443404534046340473404834049340503405134052340533405434055340563405734058340593406034061340623406334064340653406634067340683406934070340713407234073340743407534076340773407834079340803408134082340833408434085340863408734088340893409034091340923409334094340953409634097340983409934100341013410234103341043410534106341073410834109341103411134112341133411434115341163411734118341193412034121341223412334124341253412634127341283412934130341313413234133341343413534136341373413834139341403414134142341433414434145341463414734148341493415034151341523415334154341553415634157341583415934160341613416234163341643416534166341673416834169341703417134172341733417434175341763417734178341793418034181341823418334184341853418634187341883418934190341913419234193341943419534196341973419834199342003420134202342033420434205342063420734208342093421034211342123421334214342153421634217342183421934220342213422234223342243422534226342273422834229342303423134232342333423434235342363423734238342393424034241342423424334244342453424634247342483424934250342513425234253342543425534256342573425834259342603426134262342633426434265342663426734268342693427034271342723427334274342753427634277342783427934280342813428234283342843428534286342873428834289342903429134292342933429434295342963429734298342993430034301343023430334304343053430634307343083430934310343113431234313343143431534316343173431834319343203432134322343233432434325343263432734328343293433034331343323433334334343353433634337343383433934340343413434234343343443434534346343473434834349343503435134352343533435434355343563435734358343593436034361343623436334364343653436634367343683436934370343713437234373343743437534376343773437834379343803438134382343833438434385343863438734388343893439034391343923439334394343953439634397343983439934400344013440234403344043440534406344073440834409344103441134412344133441434415344163441734418344193442034421344223442334424344253442634427344283442934430344313443234433344343443534436344373443834439344403444134442344433444434445344463444734448344493445034451344523445334454344553445634457344583445934460344613446234463344643446534466344673446834469344703447134472344733447434475344763447734478344793448034481344823448334484344853448634487344883448934490344913449234493344943449534496344973449834499345003450134502345033450434505345063450734508345093451034511345123451334514345153451634517345183451934520345213452234523345243452534526345273452834529345303453134532345333453434535345363453734538345393454034541345423454334544345453454634547345483454934550345513455234553345543455534556345573455834559345603456134562345633456434565345663456734568345693457034571345723457334574345753457634577345783457934580345813458234583345843458534586345873458834589345903459134592345933459434595345963459734598345993460034601346023460334604346053460634607346083460934610346113461234613346143461534616346173461834619346203462134622346233462434625346263462734628346293463034631346323463334634346353463634637346383463934640346413464234643346443464534646346473464834649346503465134652346533465434655346563465734658346593466034661346623466334664346653466634667346683466934670346713467234673346743467534676346773467834679346803468134682346833468434685346863468734688346893469034691346923469334694346953469634697346983469934700347013470234703347043470534706347073470834709347103471134712347133471434715347163471734718347193472034721347223472334724347253472634727347283472934730347313473234733347343473534736347373473834739347403474134742347433474434745347463474734748347493475034751347523475334754347553475634757347583475934760347613476234763347643476534766347673476834769347703477134772347733477434775347763477734778347793478034781347823478334784347853478634787347883478934790347913479234793347943479534796347973479834799348003480134802348033480434805348063480734808348093481034811348123481334814348153481634817348183481934820348213482234823348243482534826348273482834829348303483134832348333483434835348363483734838348393484034841348423484334844348453484634847348483484934850348513485234853348543485534856348573485834859348603486134862348633486434865348663486734868348693487034871348723487334874348753487634877348783487934880348813488234883348843488534886348873488834889348903489134892348933489434895348963489734898348993490034901349023490334904349053490634907349083490934910349113491234913349143491534916349173491834919349203492134922349233492434925349263492734928349293493034931349323493334934349353493634937349383493934940349413494234943349443494534946349473494834949349503495134952349533495434955349563495734958349593496034961349623496334964349653496634967349683496934970349713497234973349743497534976349773497834979349803498134982349833498434985349863498734988349893499034991349923499334994349953499634997349983499935000350013500235003350043500535006350073500835009350103501135012350133501435015350163501735018350193502035021350223502335024350253502635027350283502935030350313503235033350343503535036350373503835039350403504135042350433504435045350463504735048350493505035051350523505335054350553505635057350583505935060350613506235063350643506535066350673506835069350703507135072350733507435075350763507735078350793508035081350823508335084350853508635087350883508935090350913509235093350943509535096350973509835099351003510135102351033510435105351063510735108351093511035111351123511335114351153511635117351183511935120351213512235123351243512535126351273512835129351303513135132351333513435135351363513735138351393514035141351423514335144351453514635147351483514935150351513515235153351543515535156351573515835159351603516135162351633516435165351663516735168351693517035171351723517335174351753517635177351783517935180351813518235183351843518535186351873518835189351903519135192351933519435195351963519735198351993520035201352023520335204352053520635207352083520935210352113521235213352143521535216352173521835219352203522135222352233522435225352263522735228352293523035231352323523335234352353523635237352383523935240352413524235243352443524535246352473524835249352503525135252352533525435255352563525735258352593526035261352623526335264352653526635267352683526935270352713527235273352743527535276352773527835279352803528135282352833528435285352863528735288352893529035291352923529335294352953529635297352983529935300353013530235303353043530535306353073530835309353103531135312353133531435315353163531735318353193532035321353223532335324353253532635327353283532935330353313533235333353343533535336353373533835339353403534135342353433534435345353463534735348353493535035351353523535335354353553535635357353583535935360353613536235363353643536535366353673536835369353703537135372353733537435375353763537735378353793538035381353823538335384353853538635387353883538935390353913539235393353943539535396353973539835399354003540135402354033540435405354063540735408354093541035411354123541335414354153541635417354183541935420354213542235423354243542535426354273542835429354303543135432354333543435435354363543735438354393544035441354423544335444354453544635447354483544935450354513545235453354543545535456354573545835459354603546135462354633546435465354663546735468354693547035471354723547335474354753547635477354783547935480354813548235483354843548535486354873548835489354903549135492354933549435495354963549735498354993550035501355023550335504355053550635507355083550935510355113551235513355143551535516355173551835519355203552135522355233552435525355263552735528355293553035531355323553335534355353553635537355383553935540355413554235543355443554535546355473554835549355503555135552355533555435555355563555735558355593556035561355623556335564355653556635567355683556935570355713557235573355743557535576355773557835579355803558135582355833558435585355863558735588355893559035591355923559335594355953559635597355983559935600356013560235603356043560535606356073560835609356103561135612356133561435615356163561735618356193562035621356223562335624356253562635627356283562935630356313563235633356343563535636356373563835639356403564135642356433564435645356463564735648356493565035651356523565335654356553565635657356583565935660356613566235663356643566535666356673566835669356703567135672356733567435675356763567735678356793568035681356823568335684356853568635687356883568935690356913569235693356943569535696356973569835699357003570135702357033570435705357063570735708357093571035711357123571335714357153571635717357183571935720357213572235723357243572535726357273572835729357303573135732357333573435735357363573735738357393574035741357423574335744357453574635747357483574935750357513575235753357543575535756357573575835759357603576135762357633576435765357663576735768357693577035771357723577335774357753577635777357783577935780357813578235783357843578535786357873578835789357903579135792357933579435795357963579735798357993580035801358023580335804358053580635807358083580935810358113581235813358143581535816358173581835819358203582135822358233582435825358263582735828358293583035831358323583335834358353583635837358383583935840358413584235843358443584535846358473584835849358503585135852358533585435855358563585735858358593586035861358623586335864358653586635867358683586935870358713587235873358743587535876358773587835879358803588135882358833588435885358863588735888358893589035891358923589335894358953589635897358983589935900359013590235903359043590535906359073590835909359103591135912359133591435915359163591735918359193592035921359223592335924359253592635927359283592935930359313593235933359343593535936359373593835939359403594135942359433594435945359463594735948359493595035951359523595335954359553595635957359583595935960359613596235963359643596535966359673596835969359703597135972359733597435975359763597735978359793598035981359823598335984359853598635987359883598935990359913599235993359943599535996359973599835999360003600136002360033600436005360063600736008360093601036011360123601336014360153601636017360183601936020360213602236023360243602536026360273602836029360303603136032360333603436035360363603736038360393604036041360423604336044360453604636047360483604936050360513605236053360543605536056360573605836059360603606136062360633606436065360663606736068360693607036071360723607336074360753607636077360783607936080360813608236083360843608536086360873608836089360903609136092360933609436095360963609736098360993610036101361023610336104361053610636107361083610936110361113611236113361143611536116361173611836119361203612136122361233612436125361263612736128361293613036131361323613336134361353613636137361383613936140361413614236143361443614536146361473614836149361503615136152361533615436155361563615736158361593616036161361623616336164361653616636167361683616936170361713617236173361743617536176361773617836179361803618136182361833618436185361863618736188361893619036191361923619336194361953619636197361983619936200362013620236203362043620536206362073620836209362103621136212362133621436215362163621736218362193622036221362223622336224362253622636227362283622936230362313623236233362343623536236362373623836239362403624136242362433624436245362463624736248362493625036251362523625336254362553625636257362583625936260362613626236263362643626536266362673626836269362703627136272362733627436275362763627736278362793628036281362823628336284362853628636287362883628936290362913629236293362943629536296362973629836299363003630136302363033630436305363063630736308363093631036311363123631336314363153631636317363183631936320363213632236323363243632536326363273632836329363303633136332363333633436335363363633736338363393634036341363423634336344363453634636347363483634936350363513635236353363543635536356363573635836359363603636136362363633636436365363663636736368363693637036371363723637336374363753637636377363783637936380363813638236383363843638536386363873638836389363903639136392363933639436395363963639736398363993640036401364023640336404364053640636407364083640936410364113641236413364143641536416364173641836419364203642136422364233642436425364263642736428364293643036431364323643336434364353643636437364383643936440364413644236443364443644536446364473644836449364503645136452364533645436455364563645736458364593646036461364623646336464364653646636467364683646936470364713647236473364743647536476364773647836479364803648136482364833648436485364863648736488364893649036491364923649336494364953649636497364983649936500365013650236503365043650536506365073650836509365103651136512365133651436515365163651736518365193652036521365223652336524365253652636527365283652936530365313653236533365343653536536365373653836539365403654136542365433654436545365463654736548365493655036551365523655336554365553655636557365583655936560365613656236563365643656536566365673656836569365703657136572365733657436575365763657736578365793658036581365823658336584365853658636587365883658936590365913659236593365943659536596365973659836599366003660136602366033660436605366063660736608366093661036611366123661336614366153661636617366183661936620366213662236623366243662536626366273662836629366303663136632366333663436635366363663736638366393664036641366423664336644366453664636647366483664936650366513665236653366543665536656366573665836659366603666136662366633666436665366663666736668366693667036671366723667336674366753667636677366783667936680366813668236683366843668536686366873668836689366903669136692366933669436695366963669736698366993670036701367023670336704367053670636707367083670936710367113671236713367143671536716367173671836719367203672136722367233672436725367263672736728367293673036731367323673336734367353673636737367383673936740367413674236743367443674536746367473674836749367503675136752367533675436755367563675736758367593676036761367623676336764367653676636767367683676936770367713677236773367743677536776367773677836779367803678136782367833678436785367863678736788367893679036791367923679336794367953679636797367983679936800368013680236803368043680536806368073680836809368103681136812368133681436815368163681736818368193682036821368223682336824368253682636827368283682936830368313683236833368343683536836368373683836839368403684136842368433684436845368463684736848368493685036851368523685336854368553685636857368583685936860368613686236863368643686536866368673686836869368703687136872368733687436875368763687736878368793688036881368823688336884368853688636887368883688936890368913689236893368943689536896368973689836899369003690136902369033690436905369063690736908369093691036911369123691336914369153691636917369183691936920369213692236923369243692536926369273692836929369303693136932369333693436935369363693736938369393694036941369423694336944369453694636947369483694936950369513695236953369543695536956369573695836959369603696136962369633696436965369663696736968369693697036971369723697336974369753697636977369783697936980369813698236983369843698536986369873698836989369903699136992369933699436995369963699736998369993700037001370023700337004
  1. <?xml version="1.0" encoding="UTF-8"?>
  2. <!--
  3. Copyright (c) 2020 STMicroelectronics.
  4. SPDX-License-Identifier: Apache-2.0
  5. Licensed under the Apache License, Version 2.0 (the "License");
  6. you may not use this file except in compliance with the License.
  7. You may obtain a copy of the License at
  8. http://www.apache.org/licenses/LICENSE-2.0
  9. Unless required by applicable law or agreed to in writing, software
  10. distributed under the License is distributed on an "AS IS" BASIS,
  11. WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  12. See the License for the specific language governing permissions and
  13. limitations under the License.
  14. -->
  15. <device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.1" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
  16. <name>STM32WB55_CM4</name>
  17. <version>1.8</version>
  18. <description>STM32WB55_CM4</description>
  19. <cpu>
  20. <name>CM4</name>
  21. <revision>r0p1</revision>
  22. <endian>little</endian>
  23. <mpuPresent>true</mpuPresent>
  24. <fpuPresent>true</fpuPresent>
  25. <nvicPrioBits>4</nvicPrioBits>
  26. <vendorSystickConfig>false</vendorSystickConfig>
  27. </cpu>
  28. <!--Bus Interface Properties-->
  29. <!--Cortex-M3 is byte addressable-->
  30. <addressUnitBits>8</addressUnitBits>
  31. <!--the maximum data bit width accessible within a single transfer-->
  32. <width>32</width>
  33. <!--Register Default Properties-->
  34. <size>0x20</size>
  35. <resetValue>0x0</resetValue>
  36. <resetMask>0xFFFFFFFF</resetMask>
  37. <peripherals>
  38. <peripheral>
  39. <name>DMA1</name>
  40. <description>Direct memory access controller</description>
  41. <groupName>DMA</groupName>
  42. <baseAddress>0x40020000</baseAddress>
  43. <addressBlock>
  44. <offset>0x0</offset>
  45. <size>0x400</size>
  46. <usage>registers</usage>
  47. </addressBlock>
  48. <interrupt>
  49. <name>DMA1_Channel1</name>
  50. <description>DMA1 Channel1 global interrupt</description>
  51. <value>11</value>
  52. </interrupt>
  53. <interrupt>
  54. <name>DMA1_Channel2</name>
  55. <description>DMA1 Channel2 global interrupt</description>
  56. <value>12</value>
  57. </interrupt>
  58. <interrupt>
  59. <name>DMA1_Channel3</name>
  60. <description>DMA1 Channel3 interrupt</description>
  61. <value>13</value>
  62. </interrupt>
  63. <interrupt>
  64. <name>DMA1_Channel4</name>
  65. <description>DMA1 Channel4 interrupt</description>
  66. <value>14</value>
  67. </interrupt>
  68. <interrupt>
  69. <name>DMA1_Channel5</name>
  70. <description>DMA1 Channel5 interrupt</description>
  71. <value>15</value>
  72. </interrupt>
  73. <interrupt>
  74. <name>DMA1_Channel6</name>
  75. <description>DMA1 Channel6 interrupt</description>
  76. <value>16</value>
  77. </interrupt>
  78. <interrupt>
  79. <name>DMA1_Channel7</name>
  80. <description>DMA1 Channel 7 interrupt</description>
  81. <value>17</value>
  82. </interrupt>
  83. <registers>
  84. <register>
  85. <name>ISR</name>
  86. <displayName>ISR</displayName>
  87. <description>interrupt status register</description>
  88. <addressOffset>0x0</addressOffset>
  89. <size>0x20</size>
  90. <access>read-only</access>
  91. <resetValue>0x00000000</resetValue>
  92. <fields>
  93. <field>
  94. <name>TEIF7</name>
  95. <description>Channel x transfer error flag (x = 1 ..7)</description>
  96. <bitOffset>27</bitOffset>
  97. <bitWidth>1</bitWidth>
  98. </field>
  99. <field>
  100. <name>HTIF7</name>
  101. <description>Channel x half transfer flag (x = 1 ..7)</description>
  102. <bitOffset>26</bitOffset>
  103. <bitWidth>1</bitWidth>
  104. </field>
  105. <field>
  106. <name>TCIF7</name>
  107. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  108. <bitOffset>25</bitOffset>
  109. <bitWidth>1</bitWidth>
  110. </field>
  111. <field>
  112. <name>GIF7</name>
  113. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  114. <bitOffset>24</bitOffset>
  115. <bitWidth>1</bitWidth>
  116. </field>
  117. <field>
  118. <name>TEIF6</name>
  119. <description>Channel x transfer error flag (x = 1 ..7)</description>
  120. <bitOffset>23</bitOffset>
  121. <bitWidth>1</bitWidth>
  122. </field>
  123. <field>
  124. <name>HTIF6</name>
  125. <description>Channel x half transfer flag (x = 1 ..7)</description>
  126. <bitOffset>22</bitOffset>
  127. <bitWidth>1</bitWidth>
  128. </field>
  129. <field>
  130. <name>TCIF6</name>
  131. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  132. <bitOffset>21</bitOffset>
  133. <bitWidth>1</bitWidth>
  134. </field>
  135. <field>
  136. <name>GIF6</name>
  137. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  138. <bitOffset>20</bitOffset>
  139. <bitWidth>1</bitWidth>
  140. </field>
  141. <field>
  142. <name>TEIF5</name>
  143. <description>Channel x transfer error flag (x = 1 ..7)</description>
  144. <bitOffset>19</bitOffset>
  145. <bitWidth>1</bitWidth>
  146. </field>
  147. <field>
  148. <name>HTIF5</name>
  149. <description>Channel x half transfer flag (x = 1 ..7)</description>
  150. <bitOffset>18</bitOffset>
  151. <bitWidth>1</bitWidth>
  152. </field>
  153. <field>
  154. <name>TCIF5</name>
  155. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  156. <bitOffset>17</bitOffset>
  157. <bitWidth>1</bitWidth>
  158. </field>
  159. <field>
  160. <name>GIF5</name>
  161. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  162. <bitOffset>16</bitOffset>
  163. <bitWidth>1</bitWidth>
  164. </field>
  165. <field>
  166. <name>TEIF4</name>
  167. <description>Channel x transfer error flag (x = 1 ..7)</description>
  168. <bitOffset>15</bitOffset>
  169. <bitWidth>1</bitWidth>
  170. </field>
  171. <field>
  172. <name>HTIF4</name>
  173. <description>Channel x half transfer flag (x = 1 ..7)</description>
  174. <bitOffset>14</bitOffset>
  175. <bitWidth>1</bitWidth>
  176. </field>
  177. <field>
  178. <name>TCIF4</name>
  179. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  180. <bitOffset>13</bitOffset>
  181. <bitWidth>1</bitWidth>
  182. </field>
  183. <field>
  184. <name>GIF4</name>
  185. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  186. <bitOffset>12</bitOffset>
  187. <bitWidth>1</bitWidth>
  188. </field>
  189. <field>
  190. <name>TEIF3</name>
  191. <description>Channel x transfer error flag (x = 1 ..7)</description>
  192. <bitOffset>11</bitOffset>
  193. <bitWidth>1</bitWidth>
  194. </field>
  195. <field>
  196. <name>HTIF3</name>
  197. <description>Channel x half transfer flag (x = 1 ..7)</description>
  198. <bitOffset>10</bitOffset>
  199. <bitWidth>1</bitWidth>
  200. </field>
  201. <field>
  202. <name>TCIF3</name>
  203. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  204. <bitOffset>9</bitOffset>
  205. <bitWidth>1</bitWidth>
  206. </field>
  207. <field>
  208. <name>GIF3</name>
  209. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  210. <bitOffset>8</bitOffset>
  211. <bitWidth>1</bitWidth>
  212. </field>
  213. <field>
  214. <name>TEIF2</name>
  215. <description>Channel x transfer error flag (x = 1 ..7)</description>
  216. <bitOffset>7</bitOffset>
  217. <bitWidth>1</bitWidth>
  218. </field>
  219. <field>
  220. <name>HTIF2</name>
  221. <description>Channel x half transfer flag (x = 1 ..7)</description>
  222. <bitOffset>6</bitOffset>
  223. <bitWidth>1</bitWidth>
  224. </field>
  225. <field>
  226. <name>TCIF2</name>
  227. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  228. <bitOffset>5</bitOffset>
  229. <bitWidth>1</bitWidth>
  230. </field>
  231. <field>
  232. <name>GIF2</name>
  233. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  234. <bitOffset>4</bitOffset>
  235. <bitWidth>1</bitWidth>
  236. </field>
  237. <field>
  238. <name>TEIF1</name>
  239. <description>Channel x transfer error flag (x = 1 ..7)</description>
  240. <bitOffset>3</bitOffset>
  241. <bitWidth>1</bitWidth>
  242. </field>
  243. <field>
  244. <name>HTIF1</name>
  245. <description>Channel x half transfer flag (x = 1 ..7)</description>
  246. <bitOffset>2</bitOffset>
  247. <bitWidth>1</bitWidth>
  248. </field>
  249. <field>
  250. <name>TCIF1</name>
  251. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  252. <bitOffset>1</bitOffset>
  253. <bitWidth>1</bitWidth>
  254. </field>
  255. <field>
  256. <name>GIF1</name>
  257. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  258. <bitOffset>0</bitOffset>
  259. <bitWidth>1</bitWidth>
  260. </field>
  261. </fields>
  262. </register>
  263. <register>
  264. <name>IFCR</name>
  265. <displayName>IFCR</displayName>
  266. <description>interrupt flag clear register</description>
  267. <addressOffset>0x4</addressOffset>
  268. <size>0x20</size>
  269. <access>write-only</access>
  270. <resetValue>0x00000000</resetValue>
  271. <fields>
  272. <field>
  273. <name>CTEIF7</name>
  274. <description>Channel x transfer error clear (x = 1 ..7)</description>
  275. <bitOffset>27</bitOffset>
  276. <bitWidth>1</bitWidth>
  277. </field>
  278. <field>
  279. <name>CHTIF7</name>
  280. <description>Channel x half transfer clear (x = 1 ..7)</description>
  281. <bitOffset>26</bitOffset>
  282. <bitWidth>1</bitWidth>
  283. </field>
  284. <field>
  285. <name>CTCIF7</name>
  286. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  287. <bitOffset>25</bitOffset>
  288. <bitWidth>1</bitWidth>
  289. </field>
  290. <field>
  291. <name>CGIF7</name>
  292. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  293. <bitOffset>24</bitOffset>
  294. <bitWidth>1</bitWidth>
  295. </field>
  296. <field>
  297. <name>CTEIF6</name>
  298. <description>Channel x transfer error clear (x = 1 ..7)</description>
  299. <bitOffset>23</bitOffset>
  300. <bitWidth>1</bitWidth>
  301. </field>
  302. <field>
  303. <name>CHTIF6</name>
  304. <description>Channel x half transfer clear (x = 1 ..7)</description>
  305. <bitOffset>22</bitOffset>
  306. <bitWidth>1</bitWidth>
  307. </field>
  308. <field>
  309. <name>CTCIF6</name>
  310. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  311. <bitOffset>21</bitOffset>
  312. <bitWidth>1</bitWidth>
  313. </field>
  314. <field>
  315. <name>CGIF6</name>
  316. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  317. <bitOffset>20</bitOffset>
  318. <bitWidth>1</bitWidth>
  319. </field>
  320. <field>
  321. <name>CTEIF5</name>
  322. <description>Channel x transfer error clear (x = 1 ..7)</description>
  323. <bitOffset>19</bitOffset>
  324. <bitWidth>1</bitWidth>
  325. </field>
  326. <field>
  327. <name>CHTIF5</name>
  328. <description>Channel x half transfer clear (x = 1 ..7)</description>
  329. <bitOffset>18</bitOffset>
  330. <bitWidth>1</bitWidth>
  331. </field>
  332. <field>
  333. <name>CTCIF5</name>
  334. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  335. <bitOffset>17</bitOffset>
  336. <bitWidth>1</bitWidth>
  337. </field>
  338. <field>
  339. <name>CGIF5</name>
  340. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  341. <bitOffset>16</bitOffset>
  342. <bitWidth>1</bitWidth>
  343. </field>
  344. <field>
  345. <name>CTEIF4</name>
  346. <description>Channel x transfer error clear (x = 1 ..7)</description>
  347. <bitOffset>15</bitOffset>
  348. <bitWidth>1</bitWidth>
  349. </field>
  350. <field>
  351. <name>CHTIF4</name>
  352. <description>Channel x half transfer clear (x = 1 ..7)</description>
  353. <bitOffset>14</bitOffset>
  354. <bitWidth>1</bitWidth>
  355. </field>
  356. <field>
  357. <name>CTCIF4</name>
  358. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  359. <bitOffset>13</bitOffset>
  360. <bitWidth>1</bitWidth>
  361. </field>
  362. <field>
  363. <name>CGIF4</name>
  364. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  365. <bitOffset>12</bitOffset>
  366. <bitWidth>1</bitWidth>
  367. </field>
  368. <field>
  369. <name>CTEIF3</name>
  370. <description>Channel x transfer error clear (x = 1 ..7)</description>
  371. <bitOffset>11</bitOffset>
  372. <bitWidth>1</bitWidth>
  373. </field>
  374. <field>
  375. <name>CHTIF3</name>
  376. <description>Channel x half transfer clear (x = 1 ..7)</description>
  377. <bitOffset>10</bitOffset>
  378. <bitWidth>1</bitWidth>
  379. </field>
  380. <field>
  381. <name>CTCIF3</name>
  382. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  383. <bitOffset>9</bitOffset>
  384. <bitWidth>1</bitWidth>
  385. </field>
  386. <field>
  387. <name>CGIF3</name>
  388. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  389. <bitOffset>8</bitOffset>
  390. <bitWidth>1</bitWidth>
  391. </field>
  392. <field>
  393. <name>CTEIF2</name>
  394. <description>Channel x transfer error clear (x = 1 ..7)</description>
  395. <bitOffset>7</bitOffset>
  396. <bitWidth>1</bitWidth>
  397. </field>
  398. <field>
  399. <name>CHTIF2</name>
  400. <description>Channel x half transfer clear (x = 1 ..7)</description>
  401. <bitOffset>6</bitOffset>
  402. <bitWidth>1</bitWidth>
  403. </field>
  404. <field>
  405. <name>CTCIF2</name>
  406. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  407. <bitOffset>5</bitOffset>
  408. <bitWidth>1</bitWidth>
  409. </field>
  410. <field>
  411. <name>CGIF2</name>
  412. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  413. <bitOffset>4</bitOffset>
  414. <bitWidth>1</bitWidth>
  415. </field>
  416. <field>
  417. <name>CTEIF1</name>
  418. <description>Channel x transfer error clear (x = 1 ..7)</description>
  419. <bitOffset>3</bitOffset>
  420. <bitWidth>1</bitWidth>
  421. </field>
  422. <field>
  423. <name>CHTIF1</name>
  424. <description>Channel x half transfer clear (x = 1 ..7)</description>
  425. <bitOffset>2</bitOffset>
  426. <bitWidth>1</bitWidth>
  427. </field>
  428. <field>
  429. <name>CTCIF1</name>
  430. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  431. <bitOffset>1</bitOffset>
  432. <bitWidth>1</bitWidth>
  433. </field>
  434. <field>
  435. <name>CGIF1</name>
  436. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  437. <bitOffset>0</bitOffset>
  438. <bitWidth>1</bitWidth>
  439. </field>
  440. </fields>
  441. </register>
  442. <register>
  443. <name>CCR1</name>
  444. <displayName>CCR1</displayName>
  445. <description>channel x configuration register</description>
  446. <addressOffset>0x8</addressOffset>
  447. <size>0x20</size>
  448. <access>read-write</access>
  449. <resetValue>0x00000000</resetValue>
  450. <fields>
  451. <field>
  452. <name>MEM2MEM</name>
  453. <description>Memory to memory mode</description>
  454. <bitOffset>14</bitOffset>
  455. <bitWidth>1</bitWidth>
  456. </field>
  457. <field>
  458. <name>PL</name>
  459. <description>Channel priority level</description>
  460. <bitOffset>12</bitOffset>
  461. <bitWidth>2</bitWidth>
  462. </field>
  463. <field>
  464. <name>MSIZE</name>
  465. <description>Memory size</description>
  466. <bitOffset>10</bitOffset>
  467. <bitWidth>2</bitWidth>
  468. </field>
  469. <field>
  470. <name>PSIZE</name>
  471. <description>Peripheral size</description>
  472. <bitOffset>8</bitOffset>
  473. <bitWidth>2</bitWidth>
  474. </field>
  475. <field>
  476. <name>MINC</name>
  477. <description>Memory increment mode</description>
  478. <bitOffset>7</bitOffset>
  479. <bitWidth>1</bitWidth>
  480. </field>
  481. <field>
  482. <name>PINC</name>
  483. <description>Peripheral increment mode</description>
  484. <bitOffset>6</bitOffset>
  485. <bitWidth>1</bitWidth>
  486. </field>
  487. <field>
  488. <name>CIRC</name>
  489. <description>Circular mode</description>
  490. <bitOffset>5</bitOffset>
  491. <bitWidth>1</bitWidth>
  492. </field>
  493. <field>
  494. <name>DIR</name>
  495. <description>Data transfer direction</description>
  496. <bitOffset>4</bitOffset>
  497. <bitWidth>1</bitWidth>
  498. </field>
  499. <field>
  500. <name>TEIE</name>
  501. <description>Transfer error interrupt enable</description>
  502. <bitOffset>3</bitOffset>
  503. <bitWidth>1</bitWidth>
  504. </field>
  505. <field>
  506. <name>HTIE</name>
  507. <description>Half transfer interrupt enable</description>
  508. <bitOffset>2</bitOffset>
  509. <bitWidth>1</bitWidth>
  510. </field>
  511. <field>
  512. <name>TCIE</name>
  513. <description>Transfer complete interrupt enable</description>
  514. <bitOffset>1</bitOffset>
  515. <bitWidth>1</bitWidth>
  516. </field>
  517. <field>
  518. <name>EN</name>
  519. <description>Channel enable</description>
  520. <bitOffset>0</bitOffset>
  521. <bitWidth>1</bitWidth>
  522. </field>
  523. </fields>
  524. </register>
  525. <register>
  526. <name>CNDTR1</name>
  527. <displayName>CNDTR1</displayName>
  528. <description>channel x number of data register</description>
  529. <addressOffset>0xC</addressOffset>
  530. <size>0x20</size>
  531. <access>read-write</access>
  532. <resetValue>0x00000000</resetValue>
  533. <fields>
  534. <field>
  535. <name>NDT</name>
  536. <description>Number of data to transfer</description>
  537. <bitOffset>0</bitOffset>
  538. <bitWidth>16</bitWidth>
  539. </field>
  540. </fields>
  541. </register>
  542. <register>
  543. <name>CPAR1</name>
  544. <displayName>CPAR1</displayName>
  545. <description>channel x peripheral address register</description>
  546. <addressOffset>0x10</addressOffset>
  547. <size>0x20</size>
  548. <access>read-write</access>
  549. <resetValue>0x00000000</resetValue>
  550. <fields>
  551. <field>
  552. <name>PA</name>
  553. <description>Peripheral address</description>
  554. <bitOffset>0</bitOffset>
  555. <bitWidth>32</bitWidth>
  556. </field>
  557. </fields>
  558. </register>
  559. <register>
  560. <name>CMAR1</name>
  561. <displayName>CMAR1</displayName>
  562. <description>channel x memory address register</description>
  563. <addressOffset>0x14</addressOffset>
  564. <size>0x20</size>
  565. <access>read-write</access>
  566. <resetValue>0x00000000</resetValue>
  567. <fields>
  568. <field>
  569. <name>MA</name>
  570. <description>Memory address</description>
  571. <bitOffset>0</bitOffset>
  572. <bitWidth>32</bitWidth>
  573. </field>
  574. </fields>
  575. </register>
  576. <register>
  577. <name>CCR2</name>
  578. <displayName>CCR2</displayName>
  579. <description>channel x configuration register</description>
  580. <addressOffset>0x1C</addressOffset>
  581. <size>0x20</size>
  582. <access>read-write</access>
  583. <resetValue>0x00000000</resetValue>
  584. <fields>
  585. <field>
  586. <name>MEM2MEM</name>
  587. <description>Memory to memory mode</description>
  588. <bitOffset>14</bitOffset>
  589. <bitWidth>1</bitWidth>
  590. </field>
  591. <field>
  592. <name>PL</name>
  593. <description>Channel priority level</description>
  594. <bitOffset>12</bitOffset>
  595. <bitWidth>2</bitWidth>
  596. </field>
  597. <field>
  598. <name>MSIZE</name>
  599. <description>Memory size</description>
  600. <bitOffset>10</bitOffset>
  601. <bitWidth>2</bitWidth>
  602. </field>
  603. <field>
  604. <name>PSIZE</name>
  605. <description>Peripheral size</description>
  606. <bitOffset>8</bitOffset>
  607. <bitWidth>2</bitWidth>
  608. </field>
  609. <field>
  610. <name>MINC</name>
  611. <description>Memory increment mode</description>
  612. <bitOffset>7</bitOffset>
  613. <bitWidth>1</bitWidth>
  614. </field>
  615. <field>
  616. <name>PINC</name>
  617. <description>Peripheral increment mode</description>
  618. <bitOffset>6</bitOffset>
  619. <bitWidth>1</bitWidth>
  620. </field>
  621. <field>
  622. <name>CIRC</name>
  623. <description>Circular mode</description>
  624. <bitOffset>5</bitOffset>
  625. <bitWidth>1</bitWidth>
  626. </field>
  627. <field>
  628. <name>DIR</name>
  629. <description>Data transfer direction</description>
  630. <bitOffset>4</bitOffset>
  631. <bitWidth>1</bitWidth>
  632. </field>
  633. <field>
  634. <name>TEIE</name>
  635. <description>Transfer error interrupt enable</description>
  636. <bitOffset>3</bitOffset>
  637. <bitWidth>1</bitWidth>
  638. </field>
  639. <field>
  640. <name>HTIE</name>
  641. <description>Half transfer interrupt enable</description>
  642. <bitOffset>2</bitOffset>
  643. <bitWidth>1</bitWidth>
  644. </field>
  645. <field>
  646. <name>TCIE</name>
  647. <description>Transfer complete interrupt enable</description>
  648. <bitOffset>1</bitOffset>
  649. <bitWidth>1</bitWidth>
  650. </field>
  651. <field>
  652. <name>EN</name>
  653. <description>Channel enable</description>
  654. <bitOffset>0</bitOffset>
  655. <bitWidth>1</bitWidth>
  656. </field>
  657. </fields>
  658. </register>
  659. <register>
  660. <name>CNDTR2</name>
  661. <displayName>CNDTR2</displayName>
  662. <description>channel x number of data register</description>
  663. <addressOffset>0x20</addressOffset>
  664. <size>0x20</size>
  665. <access>read-write</access>
  666. <resetValue>0x00000000</resetValue>
  667. <fields>
  668. <field>
  669. <name>NDT</name>
  670. <description>Number of data to transfer</description>
  671. <bitOffset>0</bitOffset>
  672. <bitWidth>16</bitWidth>
  673. </field>
  674. </fields>
  675. </register>
  676. <register>
  677. <name>CPAR2</name>
  678. <displayName>CPAR2</displayName>
  679. <description>channel x peripheral address register</description>
  680. <addressOffset>0x24</addressOffset>
  681. <size>0x20</size>
  682. <access>read-write</access>
  683. <resetValue>0x00000000</resetValue>
  684. <fields>
  685. <field>
  686. <name>PA</name>
  687. <description>Peripheral address</description>
  688. <bitOffset>0</bitOffset>
  689. <bitWidth>32</bitWidth>
  690. </field>
  691. </fields>
  692. </register>
  693. <register>
  694. <name>CMAR2</name>
  695. <displayName>CMAR2</displayName>
  696. <description>channel x memory address register</description>
  697. <addressOffset>0x28</addressOffset>
  698. <size>0x20</size>
  699. <access>read-write</access>
  700. <resetValue>0x00000000</resetValue>
  701. <fields>
  702. <field>
  703. <name>MA</name>
  704. <description>Memory address</description>
  705. <bitOffset>0</bitOffset>
  706. <bitWidth>32</bitWidth>
  707. </field>
  708. </fields>
  709. </register>
  710. <register>
  711. <name>CCR3</name>
  712. <displayName>CCR3</displayName>
  713. <description>channel x configuration register</description>
  714. <addressOffset>0x30</addressOffset>
  715. <size>0x20</size>
  716. <access>read-write</access>
  717. <resetValue>0x00000000</resetValue>
  718. <fields>
  719. <field>
  720. <name>MEM2MEM</name>
  721. <description>Memory to memory mode</description>
  722. <bitOffset>14</bitOffset>
  723. <bitWidth>1</bitWidth>
  724. </field>
  725. <field>
  726. <name>PL</name>
  727. <description>Channel priority level</description>
  728. <bitOffset>12</bitOffset>
  729. <bitWidth>2</bitWidth>
  730. </field>
  731. <field>
  732. <name>MSIZE</name>
  733. <description>Memory size</description>
  734. <bitOffset>10</bitOffset>
  735. <bitWidth>2</bitWidth>
  736. </field>
  737. <field>
  738. <name>PSIZE</name>
  739. <description>Peripheral size</description>
  740. <bitOffset>8</bitOffset>
  741. <bitWidth>2</bitWidth>
  742. </field>
  743. <field>
  744. <name>MINC</name>
  745. <description>Memory increment mode</description>
  746. <bitOffset>7</bitOffset>
  747. <bitWidth>1</bitWidth>
  748. </field>
  749. <field>
  750. <name>PINC</name>
  751. <description>Peripheral increment mode</description>
  752. <bitOffset>6</bitOffset>
  753. <bitWidth>1</bitWidth>
  754. </field>
  755. <field>
  756. <name>CIRC</name>
  757. <description>Circular mode</description>
  758. <bitOffset>5</bitOffset>
  759. <bitWidth>1</bitWidth>
  760. </field>
  761. <field>
  762. <name>DIR</name>
  763. <description>Data transfer direction</description>
  764. <bitOffset>4</bitOffset>
  765. <bitWidth>1</bitWidth>
  766. </field>
  767. <field>
  768. <name>TEIE</name>
  769. <description>Transfer error interrupt enable</description>
  770. <bitOffset>3</bitOffset>
  771. <bitWidth>1</bitWidth>
  772. </field>
  773. <field>
  774. <name>HTIE</name>
  775. <description>Half transfer interrupt enable</description>
  776. <bitOffset>2</bitOffset>
  777. <bitWidth>1</bitWidth>
  778. </field>
  779. <field>
  780. <name>TCIE</name>
  781. <description>Transfer complete interrupt enable</description>
  782. <bitOffset>1</bitOffset>
  783. <bitWidth>1</bitWidth>
  784. </field>
  785. <field>
  786. <name>EN</name>
  787. <description>Channel enable</description>
  788. <bitOffset>0</bitOffset>
  789. <bitWidth>1</bitWidth>
  790. </field>
  791. </fields>
  792. </register>
  793. <register>
  794. <name>CNDTR3</name>
  795. <displayName>CNDTR3</displayName>
  796. <description>channel x number of data register</description>
  797. <addressOffset>0x34</addressOffset>
  798. <size>0x20</size>
  799. <access>read-write</access>
  800. <resetValue>0x00000000</resetValue>
  801. <fields>
  802. <field>
  803. <name>NDT</name>
  804. <description>Number of data to transfer</description>
  805. <bitOffset>0</bitOffset>
  806. <bitWidth>16</bitWidth>
  807. </field>
  808. </fields>
  809. </register>
  810. <register>
  811. <name>CPAR3</name>
  812. <displayName>CPAR3</displayName>
  813. <description>channel x peripheral address register</description>
  814. <addressOffset>0x38</addressOffset>
  815. <size>0x20</size>
  816. <access>read-write</access>
  817. <resetValue>0x00000000</resetValue>
  818. <fields>
  819. <field>
  820. <name>PA</name>
  821. <description>Peripheral address</description>
  822. <bitOffset>0</bitOffset>
  823. <bitWidth>32</bitWidth>
  824. </field>
  825. </fields>
  826. </register>
  827. <register>
  828. <name>CMAR3</name>
  829. <displayName>CMAR3</displayName>
  830. <description>channel x memory address register</description>
  831. <addressOffset>0x3C</addressOffset>
  832. <size>0x20</size>
  833. <access>read-write</access>
  834. <resetValue>0x00000000</resetValue>
  835. <fields>
  836. <field>
  837. <name>MA</name>
  838. <description>Memory address</description>
  839. <bitOffset>0</bitOffset>
  840. <bitWidth>32</bitWidth>
  841. </field>
  842. </fields>
  843. </register>
  844. <register>
  845. <name>CCR4</name>
  846. <displayName>CCR4</displayName>
  847. <description>channel x configuration register</description>
  848. <addressOffset>0x44</addressOffset>
  849. <size>0x20</size>
  850. <access>read-write</access>
  851. <resetValue>0x00000000</resetValue>
  852. <fields>
  853. <field>
  854. <name>MEM2MEM</name>
  855. <description>Memory to memory mode</description>
  856. <bitOffset>14</bitOffset>
  857. <bitWidth>1</bitWidth>
  858. </field>
  859. <field>
  860. <name>PL</name>
  861. <description>Channel priority level</description>
  862. <bitOffset>12</bitOffset>
  863. <bitWidth>2</bitWidth>
  864. </field>
  865. <field>
  866. <name>MSIZE</name>
  867. <description>Memory size</description>
  868. <bitOffset>10</bitOffset>
  869. <bitWidth>2</bitWidth>
  870. </field>
  871. <field>
  872. <name>PSIZE</name>
  873. <description>Peripheral size</description>
  874. <bitOffset>8</bitOffset>
  875. <bitWidth>2</bitWidth>
  876. </field>
  877. <field>
  878. <name>MINC</name>
  879. <description>Memory increment mode</description>
  880. <bitOffset>7</bitOffset>
  881. <bitWidth>1</bitWidth>
  882. </field>
  883. <field>
  884. <name>PINC</name>
  885. <description>Peripheral increment mode</description>
  886. <bitOffset>6</bitOffset>
  887. <bitWidth>1</bitWidth>
  888. </field>
  889. <field>
  890. <name>CIRC</name>
  891. <description>Circular mode</description>
  892. <bitOffset>5</bitOffset>
  893. <bitWidth>1</bitWidth>
  894. </field>
  895. <field>
  896. <name>DIR</name>
  897. <description>Data transfer direction</description>
  898. <bitOffset>4</bitOffset>
  899. <bitWidth>1</bitWidth>
  900. </field>
  901. <field>
  902. <name>TEIE</name>
  903. <description>Transfer error interrupt enable</description>
  904. <bitOffset>3</bitOffset>
  905. <bitWidth>1</bitWidth>
  906. </field>
  907. <field>
  908. <name>HTIE</name>
  909. <description>Half transfer interrupt enable</description>
  910. <bitOffset>2</bitOffset>
  911. <bitWidth>1</bitWidth>
  912. </field>
  913. <field>
  914. <name>TCIE</name>
  915. <description>Transfer complete interrupt enable</description>
  916. <bitOffset>1</bitOffset>
  917. <bitWidth>1</bitWidth>
  918. </field>
  919. <field>
  920. <name>EN</name>
  921. <description>Channel enable</description>
  922. <bitOffset>0</bitOffset>
  923. <bitWidth>1</bitWidth>
  924. </field>
  925. </fields>
  926. </register>
  927. <register>
  928. <name>CNDTR4</name>
  929. <displayName>CNDTR4</displayName>
  930. <description>channel x number of data register</description>
  931. <addressOffset>0x48</addressOffset>
  932. <size>0x20</size>
  933. <access>read-write</access>
  934. <resetValue>0x00000000</resetValue>
  935. <fields>
  936. <field>
  937. <name>NDT</name>
  938. <description>Number of data to transfer</description>
  939. <bitOffset>0</bitOffset>
  940. <bitWidth>16</bitWidth>
  941. </field>
  942. </fields>
  943. </register>
  944. <register>
  945. <name>CPAR4</name>
  946. <displayName>CPAR4</displayName>
  947. <description>channel x peripheral address register</description>
  948. <addressOffset>0x4C</addressOffset>
  949. <size>0x20</size>
  950. <access>read-write</access>
  951. <resetValue>0x00000000</resetValue>
  952. <fields>
  953. <field>
  954. <name>PA</name>
  955. <description>Peripheral address</description>
  956. <bitOffset>0</bitOffset>
  957. <bitWidth>32</bitWidth>
  958. </field>
  959. </fields>
  960. </register>
  961. <register>
  962. <name>CMAR4</name>
  963. <displayName>CMAR4</displayName>
  964. <description>channel x memory address register</description>
  965. <addressOffset>0x50</addressOffset>
  966. <size>0x20</size>
  967. <access>read-write</access>
  968. <resetValue>0x00000000</resetValue>
  969. <fields>
  970. <field>
  971. <name>MA</name>
  972. <description>Memory address</description>
  973. <bitOffset>0</bitOffset>
  974. <bitWidth>32</bitWidth>
  975. </field>
  976. </fields>
  977. </register>
  978. <register>
  979. <name>CCR5</name>
  980. <displayName>CCR5</displayName>
  981. <description>channel x configuration register</description>
  982. <addressOffset>0x58</addressOffset>
  983. <size>0x20</size>
  984. <access>read-write</access>
  985. <resetValue>0x00000000</resetValue>
  986. <fields>
  987. <field>
  988. <name>MEM2MEM</name>
  989. <description>Memory to memory mode</description>
  990. <bitOffset>14</bitOffset>
  991. <bitWidth>1</bitWidth>
  992. </field>
  993. <field>
  994. <name>PL</name>
  995. <description>Channel priority level</description>
  996. <bitOffset>12</bitOffset>
  997. <bitWidth>2</bitWidth>
  998. </field>
  999. <field>
  1000. <name>MSIZE</name>
  1001. <description>Memory size</description>
  1002. <bitOffset>10</bitOffset>
  1003. <bitWidth>2</bitWidth>
  1004. </field>
  1005. <field>
  1006. <name>PSIZE</name>
  1007. <description>Peripheral size</description>
  1008. <bitOffset>8</bitOffset>
  1009. <bitWidth>2</bitWidth>
  1010. </field>
  1011. <field>
  1012. <name>MINC</name>
  1013. <description>Memory increment mode</description>
  1014. <bitOffset>7</bitOffset>
  1015. <bitWidth>1</bitWidth>
  1016. </field>
  1017. <field>
  1018. <name>PINC</name>
  1019. <description>Peripheral increment mode</description>
  1020. <bitOffset>6</bitOffset>
  1021. <bitWidth>1</bitWidth>
  1022. </field>
  1023. <field>
  1024. <name>CIRC</name>
  1025. <description>Circular mode</description>
  1026. <bitOffset>5</bitOffset>
  1027. <bitWidth>1</bitWidth>
  1028. </field>
  1029. <field>
  1030. <name>DIR</name>
  1031. <description>Data transfer direction</description>
  1032. <bitOffset>4</bitOffset>
  1033. <bitWidth>1</bitWidth>
  1034. </field>
  1035. <field>
  1036. <name>TEIE</name>
  1037. <description>Transfer error interrupt enable</description>
  1038. <bitOffset>3</bitOffset>
  1039. <bitWidth>1</bitWidth>
  1040. </field>
  1041. <field>
  1042. <name>HTIE</name>
  1043. <description>Half transfer interrupt enable</description>
  1044. <bitOffset>2</bitOffset>
  1045. <bitWidth>1</bitWidth>
  1046. </field>
  1047. <field>
  1048. <name>TCIE</name>
  1049. <description>Transfer complete interrupt enable</description>
  1050. <bitOffset>1</bitOffset>
  1051. <bitWidth>1</bitWidth>
  1052. </field>
  1053. <field>
  1054. <name>EN</name>
  1055. <description>Channel enable</description>
  1056. <bitOffset>0</bitOffset>
  1057. <bitWidth>1</bitWidth>
  1058. </field>
  1059. </fields>
  1060. </register>
  1061. <register>
  1062. <name>CNDTR5</name>
  1063. <displayName>CNDTR5</displayName>
  1064. <description>channel x number of data register</description>
  1065. <addressOffset>0x5C</addressOffset>
  1066. <size>0x20</size>
  1067. <access>read-write</access>
  1068. <resetValue>0x00000000</resetValue>
  1069. <fields>
  1070. <field>
  1071. <name>NDT</name>
  1072. <description>Number of data to transfer</description>
  1073. <bitOffset>0</bitOffset>
  1074. <bitWidth>16</bitWidth>
  1075. </field>
  1076. </fields>
  1077. </register>
  1078. <register>
  1079. <name>CPAR5</name>
  1080. <displayName>CPAR5</displayName>
  1081. <description>channel x peripheral address register</description>
  1082. <addressOffset>0x60</addressOffset>
  1083. <size>0x20</size>
  1084. <access>read-write</access>
  1085. <resetValue>0x00000000</resetValue>
  1086. <fields>
  1087. <field>
  1088. <name>PA</name>
  1089. <description>Peripheral address</description>
  1090. <bitOffset>0</bitOffset>
  1091. <bitWidth>32</bitWidth>
  1092. </field>
  1093. </fields>
  1094. </register>
  1095. <register>
  1096. <name>CMAR5</name>
  1097. <displayName>CMAR5</displayName>
  1098. <description>channel x memory address register</description>
  1099. <addressOffset>0x64</addressOffset>
  1100. <size>0x20</size>
  1101. <access>read-write</access>
  1102. <resetValue>0x00000000</resetValue>
  1103. <fields>
  1104. <field>
  1105. <name>MA</name>
  1106. <description>Memory address</description>
  1107. <bitOffset>0</bitOffset>
  1108. <bitWidth>32</bitWidth>
  1109. </field>
  1110. </fields>
  1111. </register>
  1112. <register>
  1113. <name>CCR6</name>
  1114. <displayName>CCR6</displayName>
  1115. <description>channel x configuration register</description>
  1116. <addressOffset>0x6C</addressOffset>
  1117. <size>0x20</size>
  1118. <access>read-write</access>
  1119. <resetValue>0x00000000</resetValue>
  1120. <fields>
  1121. <field>
  1122. <name>MEM2MEM</name>
  1123. <description>Memory to memory mode</description>
  1124. <bitOffset>14</bitOffset>
  1125. <bitWidth>1</bitWidth>
  1126. </field>
  1127. <field>
  1128. <name>PL</name>
  1129. <description>Channel priority level</description>
  1130. <bitOffset>12</bitOffset>
  1131. <bitWidth>2</bitWidth>
  1132. </field>
  1133. <field>
  1134. <name>MSIZE</name>
  1135. <description>Memory size</description>
  1136. <bitOffset>10</bitOffset>
  1137. <bitWidth>2</bitWidth>
  1138. </field>
  1139. <field>
  1140. <name>PSIZE</name>
  1141. <description>Peripheral size</description>
  1142. <bitOffset>8</bitOffset>
  1143. <bitWidth>2</bitWidth>
  1144. </field>
  1145. <field>
  1146. <name>MINC</name>
  1147. <description>Memory increment mode</description>
  1148. <bitOffset>7</bitOffset>
  1149. <bitWidth>1</bitWidth>
  1150. </field>
  1151. <field>
  1152. <name>PINC</name>
  1153. <description>Peripheral increment mode</description>
  1154. <bitOffset>6</bitOffset>
  1155. <bitWidth>1</bitWidth>
  1156. </field>
  1157. <field>
  1158. <name>CIRC</name>
  1159. <description>Circular mode</description>
  1160. <bitOffset>5</bitOffset>
  1161. <bitWidth>1</bitWidth>
  1162. </field>
  1163. <field>
  1164. <name>DIR</name>
  1165. <description>Data transfer direction</description>
  1166. <bitOffset>4</bitOffset>
  1167. <bitWidth>1</bitWidth>
  1168. </field>
  1169. <field>
  1170. <name>TEIE</name>
  1171. <description>Transfer error interrupt enable</description>
  1172. <bitOffset>3</bitOffset>
  1173. <bitWidth>1</bitWidth>
  1174. </field>
  1175. <field>
  1176. <name>HTIE</name>
  1177. <description>Half transfer interrupt enable</description>
  1178. <bitOffset>2</bitOffset>
  1179. <bitWidth>1</bitWidth>
  1180. </field>
  1181. <field>
  1182. <name>TCIE</name>
  1183. <description>Transfer complete interrupt enable</description>
  1184. <bitOffset>1</bitOffset>
  1185. <bitWidth>1</bitWidth>
  1186. </field>
  1187. <field>
  1188. <name>EN</name>
  1189. <description>Channel enable</description>
  1190. <bitOffset>0</bitOffset>
  1191. <bitWidth>1</bitWidth>
  1192. </field>
  1193. </fields>
  1194. </register>
  1195. <register>
  1196. <name>CNDTR6</name>
  1197. <displayName>CNDTR6</displayName>
  1198. <description>channel x number of data register</description>
  1199. <addressOffset>0x70</addressOffset>
  1200. <size>0x20</size>
  1201. <access>read-write</access>
  1202. <resetValue>0x00000000</resetValue>
  1203. <fields>
  1204. <field>
  1205. <name>NDT</name>
  1206. <description>Number of data to transfer</description>
  1207. <bitOffset>0</bitOffset>
  1208. <bitWidth>16</bitWidth>
  1209. </field>
  1210. </fields>
  1211. </register>
  1212. <register>
  1213. <name>CPAR6</name>
  1214. <displayName>CPAR6</displayName>
  1215. <description>channel x peripheral address register</description>
  1216. <addressOffset>0x74</addressOffset>
  1217. <size>0x20</size>
  1218. <access>read-write</access>
  1219. <resetValue>0x00000000</resetValue>
  1220. <fields>
  1221. <field>
  1222. <name>PA</name>
  1223. <description>Peripheral address</description>
  1224. <bitOffset>0</bitOffset>
  1225. <bitWidth>32</bitWidth>
  1226. </field>
  1227. </fields>
  1228. </register>
  1229. <register>
  1230. <name>CMAR6</name>
  1231. <displayName>CMAR6</displayName>
  1232. <description>channel x memory address register</description>
  1233. <addressOffset>0x78</addressOffset>
  1234. <size>0x20</size>
  1235. <access>read-write</access>
  1236. <resetValue>0x00000000</resetValue>
  1237. <fields>
  1238. <field>
  1239. <name>MA</name>
  1240. <description>Memory address</description>
  1241. <bitOffset>0</bitOffset>
  1242. <bitWidth>32</bitWidth>
  1243. </field>
  1244. </fields>
  1245. </register>
  1246. <register>
  1247. <name>CCR7</name>
  1248. <displayName>CCR7</displayName>
  1249. <description>channel x configuration register</description>
  1250. <addressOffset>0x80</addressOffset>
  1251. <size>0x20</size>
  1252. <access>read-write</access>
  1253. <resetValue>0x00000000</resetValue>
  1254. <fields>
  1255. <field>
  1256. <name>MEM2MEM</name>
  1257. <description>Memory to memory mode</description>
  1258. <bitOffset>14</bitOffset>
  1259. <bitWidth>1</bitWidth>
  1260. </field>
  1261. <field>
  1262. <name>PL</name>
  1263. <description>Channel priority level</description>
  1264. <bitOffset>12</bitOffset>
  1265. <bitWidth>2</bitWidth>
  1266. </field>
  1267. <field>
  1268. <name>MSIZE</name>
  1269. <description>Memory size</description>
  1270. <bitOffset>10</bitOffset>
  1271. <bitWidth>2</bitWidth>
  1272. </field>
  1273. <field>
  1274. <name>PSIZE</name>
  1275. <description>Peripheral size</description>
  1276. <bitOffset>8</bitOffset>
  1277. <bitWidth>2</bitWidth>
  1278. </field>
  1279. <field>
  1280. <name>MINC</name>
  1281. <description>Memory increment mode</description>
  1282. <bitOffset>7</bitOffset>
  1283. <bitWidth>1</bitWidth>
  1284. </field>
  1285. <field>
  1286. <name>PINC</name>
  1287. <description>Peripheral increment mode</description>
  1288. <bitOffset>6</bitOffset>
  1289. <bitWidth>1</bitWidth>
  1290. </field>
  1291. <field>
  1292. <name>CIRC</name>
  1293. <description>Circular mode</description>
  1294. <bitOffset>5</bitOffset>
  1295. <bitWidth>1</bitWidth>
  1296. </field>
  1297. <field>
  1298. <name>DIR</name>
  1299. <description>Data transfer direction</description>
  1300. <bitOffset>4</bitOffset>
  1301. <bitWidth>1</bitWidth>
  1302. </field>
  1303. <field>
  1304. <name>TEIE</name>
  1305. <description>Transfer error interrupt enable</description>
  1306. <bitOffset>3</bitOffset>
  1307. <bitWidth>1</bitWidth>
  1308. </field>
  1309. <field>
  1310. <name>HTIE</name>
  1311. <description>Half transfer interrupt enable</description>
  1312. <bitOffset>2</bitOffset>
  1313. <bitWidth>1</bitWidth>
  1314. </field>
  1315. <field>
  1316. <name>TCIE</name>
  1317. <description>Transfer complete interrupt enable</description>
  1318. <bitOffset>1</bitOffset>
  1319. <bitWidth>1</bitWidth>
  1320. </field>
  1321. <field>
  1322. <name>EN</name>
  1323. <description>Channel enable</description>
  1324. <bitOffset>0</bitOffset>
  1325. <bitWidth>1</bitWidth>
  1326. </field>
  1327. </fields>
  1328. </register>
  1329. <register>
  1330. <name>CNDTR7</name>
  1331. <displayName>CNDTR7</displayName>
  1332. <description>channel x number of data register</description>
  1333. <addressOffset>0x84</addressOffset>
  1334. <size>0x20</size>
  1335. <access>read-write</access>
  1336. <resetValue>0x00000000</resetValue>
  1337. <fields>
  1338. <field>
  1339. <name>NDT</name>
  1340. <description>Number of data to transfer</description>
  1341. <bitOffset>0</bitOffset>
  1342. <bitWidth>16</bitWidth>
  1343. </field>
  1344. </fields>
  1345. </register>
  1346. <register>
  1347. <name>CPAR7</name>
  1348. <displayName>CPAR7</displayName>
  1349. <description>channel x peripheral address register</description>
  1350. <addressOffset>0x88</addressOffset>
  1351. <size>0x20</size>
  1352. <access>read-write</access>
  1353. <resetValue>0x00000000</resetValue>
  1354. <fields>
  1355. <field>
  1356. <name>PA</name>
  1357. <description>Peripheral address</description>
  1358. <bitOffset>0</bitOffset>
  1359. <bitWidth>32</bitWidth>
  1360. </field>
  1361. </fields>
  1362. </register>
  1363. <register>
  1364. <name>CMAR7</name>
  1365. <displayName>CMAR7</displayName>
  1366. <description>channel x memory address register</description>
  1367. <addressOffset>0x8C</addressOffset>
  1368. <size>0x20</size>
  1369. <access>read-write</access>
  1370. <resetValue>0x00000000</resetValue>
  1371. <fields>
  1372. <field>
  1373. <name>MA</name>
  1374. <description>Memory address</description>
  1375. <bitOffset>0</bitOffset>
  1376. <bitWidth>32</bitWidth>
  1377. </field>
  1378. </fields>
  1379. </register>
  1380. </registers>
  1381. </peripheral>
  1382. <peripheral>
  1383. <name>DMA2</name>
  1384. <description>Direct memory access controller</description>
  1385. <groupName>DMA</groupName>
  1386. <baseAddress>0x40020400</baseAddress>
  1387. <addressBlock>
  1388. <offset>0x0</offset>
  1389. <size>0x400</size>
  1390. <usage>registers</usage>
  1391. </addressBlock>
  1392. <interrupt>
  1393. <name>DMA2_CH1</name>
  1394. <description>DMA2 channel 1 interrupt</description>
  1395. <value>55</value>
  1396. </interrupt>
  1397. <interrupt>
  1398. <name>DMA2_CH2</name>
  1399. <description>DMA2 channel 2 interrupt</description>
  1400. <value>56</value>
  1401. </interrupt>
  1402. <interrupt>
  1403. <name>DMA2_CH3</name>
  1404. <description>DMA2 channel 3 interrupt</description>
  1405. <value>57</value>
  1406. </interrupt>
  1407. <interrupt>
  1408. <name>DMA2_CH4</name>
  1409. <description>DMA2 channel 4 interrupt</description>
  1410. <value>58</value>
  1411. </interrupt>
  1412. <interrupt>
  1413. <name>DMA2_CH5</name>
  1414. <description>DMA2 channel 5 interrupt</description>
  1415. <value>59</value>
  1416. </interrupt>
  1417. <interrupt>
  1418. <name>DMA2_CH6</name>
  1419. <description>DMA2 channel 6 interrupt</description>
  1420. <value>60</value>
  1421. </interrupt>
  1422. <interrupt>
  1423. <name>DMA2_CH7</name>
  1424. <description>DMA2 channel 7 interrupt</description>
  1425. <value>61</value>
  1426. </interrupt>
  1427. <registers>
  1428. <register>
  1429. <name>ISR</name>
  1430. <displayName>ISR</displayName>
  1431. <description>interrupt status register</description>
  1432. <addressOffset>0x0</addressOffset>
  1433. <size>0x20</size>
  1434. <access>read-only</access>
  1435. <resetValue>0x00000000</resetValue>
  1436. <fields>
  1437. <field>
  1438. <name>TEIF7</name>
  1439. <description>Channel x transfer error flag (x = 1 ..7)</description>
  1440. <bitOffset>27</bitOffset>
  1441. <bitWidth>1</bitWidth>
  1442. </field>
  1443. <field>
  1444. <name>HTIF7</name>
  1445. <description>Channel x half transfer flag (x = 1 ..7)</description>
  1446. <bitOffset>26</bitOffset>
  1447. <bitWidth>1</bitWidth>
  1448. </field>
  1449. <field>
  1450. <name>TCIF7</name>
  1451. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  1452. <bitOffset>25</bitOffset>
  1453. <bitWidth>1</bitWidth>
  1454. </field>
  1455. <field>
  1456. <name>GIF7</name>
  1457. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  1458. <bitOffset>24</bitOffset>
  1459. <bitWidth>1</bitWidth>
  1460. </field>
  1461. <field>
  1462. <name>TEIF6</name>
  1463. <description>Channel x transfer error flag (x = 1 ..7)</description>
  1464. <bitOffset>23</bitOffset>
  1465. <bitWidth>1</bitWidth>
  1466. </field>
  1467. <field>
  1468. <name>HTIF6</name>
  1469. <description>Channel x half transfer flag (x = 1 ..7)</description>
  1470. <bitOffset>22</bitOffset>
  1471. <bitWidth>1</bitWidth>
  1472. </field>
  1473. <field>
  1474. <name>TCIF6</name>
  1475. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  1476. <bitOffset>21</bitOffset>
  1477. <bitWidth>1</bitWidth>
  1478. </field>
  1479. <field>
  1480. <name>GIF6</name>
  1481. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  1482. <bitOffset>20</bitOffset>
  1483. <bitWidth>1</bitWidth>
  1484. </field>
  1485. <field>
  1486. <name>TEIF5</name>
  1487. <description>Channel x transfer error flag (x = 1 ..7)</description>
  1488. <bitOffset>19</bitOffset>
  1489. <bitWidth>1</bitWidth>
  1490. </field>
  1491. <field>
  1492. <name>HTIF5</name>
  1493. <description>Channel x half transfer flag (x = 1 ..7)</description>
  1494. <bitOffset>18</bitOffset>
  1495. <bitWidth>1</bitWidth>
  1496. </field>
  1497. <field>
  1498. <name>TCIF5</name>
  1499. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  1500. <bitOffset>17</bitOffset>
  1501. <bitWidth>1</bitWidth>
  1502. </field>
  1503. <field>
  1504. <name>GIF5</name>
  1505. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  1506. <bitOffset>16</bitOffset>
  1507. <bitWidth>1</bitWidth>
  1508. </field>
  1509. <field>
  1510. <name>TEIF4</name>
  1511. <description>Channel x transfer error flag (x = 1 ..7)</description>
  1512. <bitOffset>15</bitOffset>
  1513. <bitWidth>1</bitWidth>
  1514. </field>
  1515. <field>
  1516. <name>HTIF4</name>
  1517. <description>Channel x half transfer flag (x = 1 ..7)</description>
  1518. <bitOffset>14</bitOffset>
  1519. <bitWidth>1</bitWidth>
  1520. </field>
  1521. <field>
  1522. <name>TCIF4</name>
  1523. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  1524. <bitOffset>13</bitOffset>
  1525. <bitWidth>1</bitWidth>
  1526. </field>
  1527. <field>
  1528. <name>GIF4</name>
  1529. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  1530. <bitOffset>12</bitOffset>
  1531. <bitWidth>1</bitWidth>
  1532. </field>
  1533. <field>
  1534. <name>TEIF3</name>
  1535. <description>Channel x transfer error flag (x = 1 ..7)</description>
  1536. <bitOffset>11</bitOffset>
  1537. <bitWidth>1</bitWidth>
  1538. </field>
  1539. <field>
  1540. <name>HTIF3</name>
  1541. <description>Channel x half transfer flag (x = 1 ..7)</description>
  1542. <bitOffset>10</bitOffset>
  1543. <bitWidth>1</bitWidth>
  1544. </field>
  1545. <field>
  1546. <name>TCIF3</name>
  1547. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  1548. <bitOffset>9</bitOffset>
  1549. <bitWidth>1</bitWidth>
  1550. </field>
  1551. <field>
  1552. <name>GIF3</name>
  1553. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  1554. <bitOffset>8</bitOffset>
  1555. <bitWidth>1</bitWidth>
  1556. </field>
  1557. <field>
  1558. <name>TEIF2</name>
  1559. <description>Channel x transfer error flag (x = 1 ..7)</description>
  1560. <bitOffset>7</bitOffset>
  1561. <bitWidth>1</bitWidth>
  1562. </field>
  1563. <field>
  1564. <name>HTIF2</name>
  1565. <description>Channel x half transfer flag (x = 1 ..7)</description>
  1566. <bitOffset>6</bitOffset>
  1567. <bitWidth>1</bitWidth>
  1568. </field>
  1569. <field>
  1570. <name>TCIF2</name>
  1571. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  1572. <bitOffset>5</bitOffset>
  1573. <bitWidth>1</bitWidth>
  1574. </field>
  1575. <field>
  1576. <name>GIF2</name>
  1577. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  1578. <bitOffset>4</bitOffset>
  1579. <bitWidth>1</bitWidth>
  1580. </field>
  1581. <field>
  1582. <name>TEIF1</name>
  1583. <description>Channel x transfer error flag (x = 1 ..7)</description>
  1584. <bitOffset>3</bitOffset>
  1585. <bitWidth>1</bitWidth>
  1586. </field>
  1587. <field>
  1588. <name>HTIF1</name>
  1589. <description>Channel x half transfer flag (x = 1 ..7)</description>
  1590. <bitOffset>2</bitOffset>
  1591. <bitWidth>1</bitWidth>
  1592. </field>
  1593. <field>
  1594. <name>TCIF1</name>
  1595. <description>Channel x transfer complete flag (x = 1 ..7)</description>
  1596. <bitOffset>1</bitOffset>
  1597. <bitWidth>1</bitWidth>
  1598. </field>
  1599. <field>
  1600. <name>GIF1</name>
  1601. <description>Channel x global interrupt flag (x = 1 ..7)</description>
  1602. <bitOffset>0</bitOffset>
  1603. <bitWidth>1</bitWidth>
  1604. </field>
  1605. </fields>
  1606. </register>
  1607. <register>
  1608. <name>IFCR</name>
  1609. <displayName>IFCR</displayName>
  1610. <description>interrupt flag clear register</description>
  1611. <addressOffset>0x4</addressOffset>
  1612. <size>0x20</size>
  1613. <access>write-only</access>
  1614. <resetValue>0x00000000</resetValue>
  1615. <fields>
  1616. <field>
  1617. <name>CTEIF7</name>
  1618. <description>Channel x transfer error clear (x = 1 ..7)</description>
  1619. <bitOffset>27</bitOffset>
  1620. <bitWidth>1</bitWidth>
  1621. </field>
  1622. <field>
  1623. <name>CHTIF7</name>
  1624. <description>Channel x half transfer clear (x = 1 ..7)</description>
  1625. <bitOffset>26</bitOffset>
  1626. <bitWidth>1</bitWidth>
  1627. </field>
  1628. <field>
  1629. <name>CTCIF7</name>
  1630. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  1631. <bitOffset>25</bitOffset>
  1632. <bitWidth>1</bitWidth>
  1633. </field>
  1634. <field>
  1635. <name>CGIF7</name>
  1636. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  1637. <bitOffset>24</bitOffset>
  1638. <bitWidth>1</bitWidth>
  1639. </field>
  1640. <field>
  1641. <name>CTEIF6</name>
  1642. <description>Channel x transfer error clear (x = 1 ..7)</description>
  1643. <bitOffset>23</bitOffset>
  1644. <bitWidth>1</bitWidth>
  1645. </field>
  1646. <field>
  1647. <name>CHTIF6</name>
  1648. <description>Channel x half transfer clear (x = 1 ..7)</description>
  1649. <bitOffset>22</bitOffset>
  1650. <bitWidth>1</bitWidth>
  1651. </field>
  1652. <field>
  1653. <name>CTCIF6</name>
  1654. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  1655. <bitOffset>21</bitOffset>
  1656. <bitWidth>1</bitWidth>
  1657. </field>
  1658. <field>
  1659. <name>CGIF6</name>
  1660. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  1661. <bitOffset>20</bitOffset>
  1662. <bitWidth>1</bitWidth>
  1663. </field>
  1664. <field>
  1665. <name>CTEIF5</name>
  1666. <description>Channel x transfer error clear (x = 1 ..7)</description>
  1667. <bitOffset>19</bitOffset>
  1668. <bitWidth>1</bitWidth>
  1669. </field>
  1670. <field>
  1671. <name>CHTIF5</name>
  1672. <description>Channel x half transfer clear (x = 1 ..7)</description>
  1673. <bitOffset>18</bitOffset>
  1674. <bitWidth>1</bitWidth>
  1675. </field>
  1676. <field>
  1677. <name>CTCIF5</name>
  1678. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  1679. <bitOffset>17</bitOffset>
  1680. <bitWidth>1</bitWidth>
  1681. </field>
  1682. <field>
  1683. <name>CGIF5</name>
  1684. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  1685. <bitOffset>16</bitOffset>
  1686. <bitWidth>1</bitWidth>
  1687. </field>
  1688. <field>
  1689. <name>CTEIF4</name>
  1690. <description>Channel x transfer error clear (x = 1 ..7)</description>
  1691. <bitOffset>15</bitOffset>
  1692. <bitWidth>1</bitWidth>
  1693. </field>
  1694. <field>
  1695. <name>CHTIF4</name>
  1696. <description>Channel x half transfer clear (x = 1 ..7)</description>
  1697. <bitOffset>14</bitOffset>
  1698. <bitWidth>1</bitWidth>
  1699. </field>
  1700. <field>
  1701. <name>CTCIF4</name>
  1702. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  1703. <bitOffset>13</bitOffset>
  1704. <bitWidth>1</bitWidth>
  1705. </field>
  1706. <field>
  1707. <name>CGIF4</name>
  1708. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  1709. <bitOffset>12</bitOffset>
  1710. <bitWidth>1</bitWidth>
  1711. </field>
  1712. <field>
  1713. <name>CTEIF3</name>
  1714. <description>Channel x transfer error clear (x = 1 ..7)</description>
  1715. <bitOffset>11</bitOffset>
  1716. <bitWidth>1</bitWidth>
  1717. </field>
  1718. <field>
  1719. <name>CHTIF3</name>
  1720. <description>Channel x half transfer clear (x = 1 ..7)</description>
  1721. <bitOffset>10</bitOffset>
  1722. <bitWidth>1</bitWidth>
  1723. </field>
  1724. <field>
  1725. <name>CTCIF3</name>
  1726. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  1727. <bitOffset>9</bitOffset>
  1728. <bitWidth>1</bitWidth>
  1729. </field>
  1730. <field>
  1731. <name>CGIF3</name>
  1732. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  1733. <bitOffset>8</bitOffset>
  1734. <bitWidth>1</bitWidth>
  1735. </field>
  1736. <field>
  1737. <name>CTEIF2</name>
  1738. <description>Channel x transfer error clear (x = 1 ..7)</description>
  1739. <bitOffset>7</bitOffset>
  1740. <bitWidth>1</bitWidth>
  1741. </field>
  1742. <field>
  1743. <name>CHTIF2</name>
  1744. <description>Channel x half transfer clear (x = 1 ..7)</description>
  1745. <bitOffset>6</bitOffset>
  1746. <bitWidth>1</bitWidth>
  1747. </field>
  1748. <field>
  1749. <name>CTCIF2</name>
  1750. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  1751. <bitOffset>5</bitOffset>
  1752. <bitWidth>1</bitWidth>
  1753. </field>
  1754. <field>
  1755. <name>CGIF2</name>
  1756. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  1757. <bitOffset>4</bitOffset>
  1758. <bitWidth>1</bitWidth>
  1759. </field>
  1760. <field>
  1761. <name>CTEIF1</name>
  1762. <description>Channel x transfer error clear (x = 1 ..7)</description>
  1763. <bitOffset>3</bitOffset>
  1764. <bitWidth>1</bitWidth>
  1765. </field>
  1766. <field>
  1767. <name>CHTIF1</name>
  1768. <description>Channel x half transfer clear (x = 1 ..7)</description>
  1769. <bitOffset>2</bitOffset>
  1770. <bitWidth>1</bitWidth>
  1771. </field>
  1772. <field>
  1773. <name>CTCIF1</name>
  1774. <description>Channel x transfer complete clear (x = 1 ..7)</description>
  1775. <bitOffset>1</bitOffset>
  1776. <bitWidth>1</bitWidth>
  1777. </field>
  1778. <field>
  1779. <name>CGIF1</name>
  1780. <description>Channel x global interrupt clear (x = 1 ..7)</description>
  1781. <bitOffset>0</bitOffset>
  1782. <bitWidth>1</bitWidth>
  1783. </field>
  1784. </fields>
  1785. </register>
  1786. <register>
  1787. <name>CCR1</name>
  1788. <displayName>CCR1</displayName>
  1789. <description>channel x configuration register</description>
  1790. <addressOffset>0x8</addressOffset>
  1791. <size>0x20</size>
  1792. <access>read-write</access>
  1793. <resetValue>0x00000000</resetValue>
  1794. <fields>
  1795. <field>
  1796. <name>MEM2MEM</name>
  1797. <description>Memory to memory mode</description>
  1798. <bitOffset>14</bitOffset>
  1799. <bitWidth>1</bitWidth>
  1800. </field>
  1801. <field>
  1802. <name>PL</name>
  1803. <description>Channel priority level</description>
  1804. <bitOffset>12</bitOffset>
  1805. <bitWidth>2</bitWidth>
  1806. </field>
  1807. <field>
  1808. <name>MSIZE</name>
  1809. <description>Memory size</description>
  1810. <bitOffset>10</bitOffset>
  1811. <bitWidth>2</bitWidth>
  1812. </field>
  1813. <field>
  1814. <name>PSIZE</name>
  1815. <description>Peripheral size</description>
  1816. <bitOffset>8</bitOffset>
  1817. <bitWidth>2</bitWidth>
  1818. </field>
  1819. <field>
  1820. <name>MINC</name>
  1821. <description>Memory increment mode</description>
  1822. <bitOffset>7</bitOffset>
  1823. <bitWidth>1</bitWidth>
  1824. </field>
  1825. <field>
  1826. <name>PINC</name>
  1827. <description>Peripheral increment mode</description>
  1828. <bitOffset>6</bitOffset>
  1829. <bitWidth>1</bitWidth>
  1830. </field>
  1831. <field>
  1832. <name>CIRC</name>
  1833. <description>Circular mode</description>
  1834. <bitOffset>5</bitOffset>
  1835. <bitWidth>1</bitWidth>
  1836. </field>
  1837. <field>
  1838. <name>DIR</name>
  1839. <description>Data transfer direction</description>
  1840. <bitOffset>4</bitOffset>
  1841. <bitWidth>1</bitWidth>
  1842. </field>
  1843. <field>
  1844. <name>TEIE</name>
  1845. <description>Transfer error interrupt enable</description>
  1846. <bitOffset>3</bitOffset>
  1847. <bitWidth>1</bitWidth>
  1848. </field>
  1849. <field>
  1850. <name>HTIE</name>
  1851. <description>Half transfer interrupt enable</description>
  1852. <bitOffset>2</bitOffset>
  1853. <bitWidth>1</bitWidth>
  1854. </field>
  1855. <field>
  1856. <name>TCIE</name>
  1857. <description>Transfer complete interrupt enable</description>
  1858. <bitOffset>1</bitOffset>
  1859. <bitWidth>1</bitWidth>
  1860. </field>
  1861. <field>
  1862. <name>EN</name>
  1863. <description>Channel enable</description>
  1864. <bitOffset>0</bitOffset>
  1865. <bitWidth>1</bitWidth>
  1866. </field>
  1867. </fields>
  1868. </register>
  1869. <register>
  1870. <name>CNDTR1</name>
  1871. <displayName>CNDTR1</displayName>
  1872. <description>channel x number of data register</description>
  1873. <addressOffset>0xC</addressOffset>
  1874. <size>0x20</size>
  1875. <access>read-write</access>
  1876. <resetValue>0x00000000</resetValue>
  1877. <fields>
  1878. <field>
  1879. <name>NDT</name>
  1880. <description>Number of data to transfer</description>
  1881. <bitOffset>0</bitOffset>
  1882. <bitWidth>16</bitWidth>
  1883. </field>
  1884. </fields>
  1885. </register>
  1886. <register>
  1887. <name>CPAR1</name>
  1888. <displayName>CPAR1</displayName>
  1889. <description>channel x peripheral address register</description>
  1890. <addressOffset>0x10</addressOffset>
  1891. <size>0x20</size>
  1892. <access>read-write</access>
  1893. <resetValue>0x00000000</resetValue>
  1894. <fields>
  1895. <field>
  1896. <name>PA</name>
  1897. <description>Peripheral address</description>
  1898. <bitOffset>0</bitOffset>
  1899. <bitWidth>32</bitWidth>
  1900. </field>
  1901. </fields>
  1902. </register>
  1903. <register>
  1904. <name>CMAR1</name>
  1905. <displayName>CMAR1</displayName>
  1906. <description>channel x memory address register</description>
  1907. <addressOffset>0x14</addressOffset>
  1908. <size>0x20</size>
  1909. <access>read-write</access>
  1910. <resetValue>0x00000000</resetValue>
  1911. <fields>
  1912. <field>
  1913. <name>MA</name>
  1914. <description>Memory address</description>
  1915. <bitOffset>0</bitOffset>
  1916. <bitWidth>32</bitWidth>
  1917. </field>
  1918. </fields>
  1919. </register>
  1920. <register>
  1921. <name>CCR2</name>
  1922. <displayName>CCR2</displayName>
  1923. <description>channel x configuration register</description>
  1924. <addressOffset>0x1C</addressOffset>
  1925. <size>0x20</size>
  1926. <access>read-write</access>
  1927. <resetValue>0x00000000</resetValue>
  1928. <fields>
  1929. <field>
  1930. <name>MEM2MEM</name>
  1931. <description>Memory to memory mode</description>
  1932. <bitOffset>14</bitOffset>
  1933. <bitWidth>1</bitWidth>
  1934. </field>
  1935. <field>
  1936. <name>PL</name>
  1937. <description>Channel priority level</description>
  1938. <bitOffset>12</bitOffset>
  1939. <bitWidth>2</bitWidth>
  1940. </field>
  1941. <field>
  1942. <name>MSIZE</name>
  1943. <description>Memory size</description>
  1944. <bitOffset>10</bitOffset>
  1945. <bitWidth>2</bitWidth>
  1946. </field>
  1947. <field>
  1948. <name>PSIZE</name>
  1949. <description>Peripheral size</description>
  1950. <bitOffset>8</bitOffset>
  1951. <bitWidth>2</bitWidth>
  1952. </field>
  1953. <field>
  1954. <name>MINC</name>
  1955. <description>Memory increment mode</description>
  1956. <bitOffset>7</bitOffset>
  1957. <bitWidth>1</bitWidth>
  1958. </field>
  1959. <field>
  1960. <name>PINC</name>
  1961. <description>Peripheral increment mode</description>
  1962. <bitOffset>6</bitOffset>
  1963. <bitWidth>1</bitWidth>
  1964. </field>
  1965. <field>
  1966. <name>CIRC</name>
  1967. <description>Circular mode</description>
  1968. <bitOffset>5</bitOffset>
  1969. <bitWidth>1</bitWidth>
  1970. </field>
  1971. <field>
  1972. <name>DIR</name>
  1973. <description>Data transfer direction</description>
  1974. <bitOffset>4</bitOffset>
  1975. <bitWidth>1</bitWidth>
  1976. </field>
  1977. <field>
  1978. <name>TEIE</name>
  1979. <description>Transfer error interrupt enable</description>
  1980. <bitOffset>3</bitOffset>
  1981. <bitWidth>1</bitWidth>
  1982. </field>
  1983. <field>
  1984. <name>HTIE</name>
  1985. <description>Half transfer interrupt enable</description>
  1986. <bitOffset>2</bitOffset>
  1987. <bitWidth>1</bitWidth>
  1988. </field>
  1989. <field>
  1990. <name>TCIE</name>
  1991. <description>Transfer complete interrupt enable</description>
  1992. <bitOffset>1</bitOffset>
  1993. <bitWidth>1</bitWidth>
  1994. </field>
  1995. <field>
  1996. <name>EN</name>
  1997. <description>Channel enable</description>
  1998. <bitOffset>0</bitOffset>
  1999. <bitWidth>1</bitWidth>
  2000. </field>
  2001. </fields>
  2002. </register>
  2003. <register>
  2004. <name>CNDTR2</name>
  2005. <displayName>CNDTR2</displayName>
  2006. <description>channel x number of data register</description>
  2007. <addressOffset>0x20</addressOffset>
  2008. <size>0x20</size>
  2009. <access>read-write</access>
  2010. <resetValue>0x00000000</resetValue>
  2011. <fields>
  2012. <field>
  2013. <name>NDT</name>
  2014. <description>Number of data to transfer</description>
  2015. <bitOffset>0</bitOffset>
  2016. <bitWidth>16</bitWidth>
  2017. </field>
  2018. </fields>
  2019. </register>
  2020. <register>
  2021. <name>CPAR2</name>
  2022. <displayName>CPAR2</displayName>
  2023. <description>channel x peripheral address register</description>
  2024. <addressOffset>0x24</addressOffset>
  2025. <size>0x20</size>
  2026. <access>read-write</access>
  2027. <resetValue>0x00000000</resetValue>
  2028. <fields>
  2029. <field>
  2030. <name>PA</name>
  2031. <description>Peripheral address</description>
  2032. <bitOffset>0</bitOffset>
  2033. <bitWidth>32</bitWidth>
  2034. </field>
  2035. </fields>
  2036. </register>
  2037. <register>
  2038. <name>CMAR2</name>
  2039. <displayName>CMAR2</displayName>
  2040. <description>channel x memory address register</description>
  2041. <addressOffset>0x28</addressOffset>
  2042. <size>0x20</size>
  2043. <access>read-write</access>
  2044. <resetValue>0x00000000</resetValue>
  2045. <fields>
  2046. <field>
  2047. <name>MA</name>
  2048. <description>Memory address</description>
  2049. <bitOffset>0</bitOffset>
  2050. <bitWidth>32</bitWidth>
  2051. </field>
  2052. </fields>
  2053. </register>
  2054. <register>
  2055. <name>CCR3</name>
  2056. <displayName>CCR3</displayName>
  2057. <description>channel x configuration register</description>
  2058. <addressOffset>0x30</addressOffset>
  2059. <size>0x20</size>
  2060. <access>read-write</access>
  2061. <resetValue>0x00000000</resetValue>
  2062. <fields>
  2063. <field>
  2064. <name>MEM2MEM</name>
  2065. <description>Memory to memory mode</description>
  2066. <bitOffset>14</bitOffset>
  2067. <bitWidth>1</bitWidth>
  2068. </field>
  2069. <field>
  2070. <name>PL</name>
  2071. <description>Channel priority level</description>
  2072. <bitOffset>12</bitOffset>
  2073. <bitWidth>2</bitWidth>
  2074. </field>
  2075. <field>
  2076. <name>MSIZE</name>
  2077. <description>Memory size</description>
  2078. <bitOffset>10</bitOffset>
  2079. <bitWidth>2</bitWidth>
  2080. </field>
  2081. <field>
  2082. <name>PSIZE</name>
  2083. <description>Peripheral size</description>
  2084. <bitOffset>8</bitOffset>
  2085. <bitWidth>2</bitWidth>
  2086. </field>
  2087. <field>
  2088. <name>MINC</name>
  2089. <description>Memory increment mode</description>
  2090. <bitOffset>7</bitOffset>
  2091. <bitWidth>1</bitWidth>
  2092. </field>
  2093. <field>
  2094. <name>PINC</name>
  2095. <description>Peripheral increment mode</description>
  2096. <bitOffset>6</bitOffset>
  2097. <bitWidth>1</bitWidth>
  2098. </field>
  2099. <field>
  2100. <name>CIRC</name>
  2101. <description>Circular mode</description>
  2102. <bitOffset>5</bitOffset>
  2103. <bitWidth>1</bitWidth>
  2104. </field>
  2105. <field>
  2106. <name>DIR</name>
  2107. <description>Data transfer direction</description>
  2108. <bitOffset>4</bitOffset>
  2109. <bitWidth>1</bitWidth>
  2110. </field>
  2111. <field>
  2112. <name>TEIE</name>
  2113. <description>Transfer error interrupt enable</description>
  2114. <bitOffset>3</bitOffset>
  2115. <bitWidth>1</bitWidth>
  2116. </field>
  2117. <field>
  2118. <name>HTIE</name>
  2119. <description>Half transfer interrupt enable</description>
  2120. <bitOffset>2</bitOffset>
  2121. <bitWidth>1</bitWidth>
  2122. </field>
  2123. <field>
  2124. <name>TCIE</name>
  2125. <description>Transfer complete interrupt enable</description>
  2126. <bitOffset>1</bitOffset>
  2127. <bitWidth>1</bitWidth>
  2128. </field>
  2129. <field>
  2130. <name>EN</name>
  2131. <description>Channel enable</description>
  2132. <bitOffset>0</bitOffset>
  2133. <bitWidth>1</bitWidth>
  2134. </field>
  2135. </fields>
  2136. </register>
  2137. <register>
  2138. <name>CNDTR3</name>
  2139. <displayName>CNDTR3</displayName>
  2140. <description>channel x number of data register</description>
  2141. <addressOffset>0x34</addressOffset>
  2142. <size>0x20</size>
  2143. <access>read-write</access>
  2144. <resetValue>0x00000000</resetValue>
  2145. <fields>
  2146. <field>
  2147. <name>NDT</name>
  2148. <description>Number of data to transfer</description>
  2149. <bitOffset>0</bitOffset>
  2150. <bitWidth>16</bitWidth>
  2151. </field>
  2152. </fields>
  2153. </register>
  2154. <register>
  2155. <name>CPAR3</name>
  2156. <displayName>CPAR3</displayName>
  2157. <description>channel x peripheral address register</description>
  2158. <addressOffset>0x38</addressOffset>
  2159. <size>0x20</size>
  2160. <access>read-write</access>
  2161. <resetValue>0x00000000</resetValue>
  2162. <fields>
  2163. <field>
  2164. <name>PA</name>
  2165. <description>Peripheral address</description>
  2166. <bitOffset>0</bitOffset>
  2167. <bitWidth>32</bitWidth>
  2168. </field>
  2169. </fields>
  2170. </register>
  2171. <register>
  2172. <name>CMAR3</name>
  2173. <displayName>CMAR3</displayName>
  2174. <description>channel x memory address register</description>
  2175. <addressOffset>0x3C</addressOffset>
  2176. <size>0x20</size>
  2177. <access>read-write</access>
  2178. <resetValue>0x00000000</resetValue>
  2179. <fields>
  2180. <field>
  2181. <name>MA</name>
  2182. <description>Memory address</description>
  2183. <bitOffset>0</bitOffset>
  2184. <bitWidth>32</bitWidth>
  2185. </field>
  2186. </fields>
  2187. </register>
  2188. <register>
  2189. <name>CCR4</name>
  2190. <displayName>CCR4</displayName>
  2191. <description>channel x configuration register</description>
  2192. <addressOffset>0x44</addressOffset>
  2193. <size>0x20</size>
  2194. <access>read-write</access>
  2195. <resetValue>0x00000000</resetValue>
  2196. <fields>
  2197. <field>
  2198. <name>MEM2MEM</name>
  2199. <description>Memory to memory mode</description>
  2200. <bitOffset>14</bitOffset>
  2201. <bitWidth>1</bitWidth>
  2202. </field>
  2203. <field>
  2204. <name>PL</name>
  2205. <description>Channel priority level</description>
  2206. <bitOffset>12</bitOffset>
  2207. <bitWidth>2</bitWidth>
  2208. </field>
  2209. <field>
  2210. <name>MSIZE</name>
  2211. <description>Memory size</description>
  2212. <bitOffset>10</bitOffset>
  2213. <bitWidth>2</bitWidth>
  2214. </field>
  2215. <field>
  2216. <name>PSIZE</name>
  2217. <description>Peripheral size</description>
  2218. <bitOffset>8</bitOffset>
  2219. <bitWidth>2</bitWidth>
  2220. </field>
  2221. <field>
  2222. <name>MINC</name>
  2223. <description>Memory increment mode</description>
  2224. <bitOffset>7</bitOffset>
  2225. <bitWidth>1</bitWidth>
  2226. </field>
  2227. <field>
  2228. <name>PINC</name>
  2229. <description>Peripheral increment mode</description>
  2230. <bitOffset>6</bitOffset>
  2231. <bitWidth>1</bitWidth>
  2232. </field>
  2233. <field>
  2234. <name>CIRC</name>
  2235. <description>Circular mode</description>
  2236. <bitOffset>5</bitOffset>
  2237. <bitWidth>1</bitWidth>
  2238. </field>
  2239. <field>
  2240. <name>DIR</name>
  2241. <description>Data transfer direction</description>
  2242. <bitOffset>4</bitOffset>
  2243. <bitWidth>1</bitWidth>
  2244. </field>
  2245. <field>
  2246. <name>TEIE</name>
  2247. <description>Transfer error interrupt enable</description>
  2248. <bitOffset>3</bitOffset>
  2249. <bitWidth>1</bitWidth>
  2250. </field>
  2251. <field>
  2252. <name>HTIE</name>
  2253. <description>Half transfer interrupt enable</description>
  2254. <bitOffset>2</bitOffset>
  2255. <bitWidth>1</bitWidth>
  2256. </field>
  2257. <field>
  2258. <name>TCIE</name>
  2259. <description>Transfer complete interrupt enable</description>
  2260. <bitOffset>1</bitOffset>
  2261. <bitWidth>1</bitWidth>
  2262. </field>
  2263. <field>
  2264. <name>EN</name>
  2265. <description>Channel enable</description>
  2266. <bitOffset>0</bitOffset>
  2267. <bitWidth>1</bitWidth>
  2268. </field>
  2269. </fields>
  2270. </register>
  2271. <register>
  2272. <name>CNDTR4</name>
  2273. <displayName>CNDTR4</displayName>
  2274. <description>channel x number of data register</description>
  2275. <addressOffset>0x48</addressOffset>
  2276. <size>0x20</size>
  2277. <access>read-write</access>
  2278. <resetValue>0x00000000</resetValue>
  2279. <fields>
  2280. <field>
  2281. <name>NDT</name>
  2282. <description>Number of data to transfer</description>
  2283. <bitOffset>0</bitOffset>
  2284. <bitWidth>16</bitWidth>
  2285. </field>
  2286. </fields>
  2287. </register>
  2288. <register>
  2289. <name>CPAR4</name>
  2290. <displayName>CPAR4</displayName>
  2291. <description>channel x peripheral address register</description>
  2292. <addressOffset>0x4C</addressOffset>
  2293. <size>0x20</size>
  2294. <access>read-write</access>
  2295. <resetValue>0x00000000</resetValue>
  2296. <fields>
  2297. <field>
  2298. <name>PA</name>
  2299. <description>Peripheral address</description>
  2300. <bitOffset>0</bitOffset>
  2301. <bitWidth>32</bitWidth>
  2302. </field>
  2303. </fields>
  2304. </register>
  2305. <register>
  2306. <name>CMAR4</name>
  2307. <displayName>CMAR4</displayName>
  2308. <description>channel x memory address register</description>
  2309. <addressOffset>0x50</addressOffset>
  2310. <size>0x20</size>
  2311. <access>read-write</access>
  2312. <resetValue>0x00000000</resetValue>
  2313. <fields>
  2314. <field>
  2315. <name>MA</name>
  2316. <description>Memory address</description>
  2317. <bitOffset>0</bitOffset>
  2318. <bitWidth>32</bitWidth>
  2319. </field>
  2320. </fields>
  2321. </register>
  2322. <register>
  2323. <name>CCR5</name>
  2324. <displayName>CCR5</displayName>
  2325. <description>channel x configuration register</description>
  2326. <addressOffset>0x58</addressOffset>
  2327. <size>0x20</size>
  2328. <access>read-write</access>
  2329. <resetValue>0x00000000</resetValue>
  2330. <fields>
  2331. <field>
  2332. <name>MEM2MEM</name>
  2333. <description>Memory to memory mode</description>
  2334. <bitOffset>14</bitOffset>
  2335. <bitWidth>1</bitWidth>
  2336. </field>
  2337. <field>
  2338. <name>PL</name>
  2339. <description>Channel priority level</description>
  2340. <bitOffset>12</bitOffset>
  2341. <bitWidth>2</bitWidth>
  2342. </field>
  2343. <field>
  2344. <name>MSIZE</name>
  2345. <description>Memory size</description>
  2346. <bitOffset>10</bitOffset>
  2347. <bitWidth>2</bitWidth>
  2348. </field>
  2349. <field>
  2350. <name>PSIZE</name>
  2351. <description>Peripheral size</description>
  2352. <bitOffset>8</bitOffset>
  2353. <bitWidth>2</bitWidth>
  2354. </field>
  2355. <field>
  2356. <name>MINC</name>
  2357. <description>Memory increment mode</description>
  2358. <bitOffset>7</bitOffset>
  2359. <bitWidth>1</bitWidth>
  2360. </field>
  2361. <field>
  2362. <name>PINC</name>
  2363. <description>Peripheral increment mode</description>
  2364. <bitOffset>6</bitOffset>
  2365. <bitWidth>1</bitWidth>
  2366. </field>
  2367. <field>
  2368. <name>CIRC</name>
  2369. <description>Circular mode</description>
  2370. <bitOffset>5</bitOffset>
  2371. <bitWidth>1</bitWidth>
  2372. </field>
  2373. <field>
  2374. <name>DIR</name>
  2375. <description>Data transfer direction</description>
  2376. <bitOffset>4</bitOffset>
  2377. <bitWidth>1</bitWidth>
  2378. </field>
  2379. <field>
  2380. <name>TEIE</name>
  2381. <description>Transfer error interrupt enable</description>
  2382. <bitOffset>3</bitOffset>
  2383. <bitWidth>1</bitWidth>
  2384. </field>
  2385. <field>
  2386. <name>HTIE</name>
  2387. <description>Half transfer interrupt enable</description>
  2388. <bitOffset>2</bitOffset>
  2389. <bitWidth>1</bitWidth>
  2390. </field>
  2391. <field>
  2392. <name>TCIE</name>
  2393. <description>Transfer complete interrupt enable</description>
  2394. <bitOffset>1</bitOffset>
  2395. <bitWidth>1</bitWidth>
  2396. </field>
  2397. <field>
  2398. <name>EN</name>
  2399. <description>Channel enable</description>
  2400. <bitOffset>0</bitOffset>
  2401. <bitWidth>1</bitWidth>
  2402. </field>
  2403. </fields>
  2404. </register>
  2405. <register>
  2406. <name>CNDTR5</name>
  2407. <displayName>CNDTR5</displayName>
  2408. <description>channel x number of data register</description>
  2409. <addressOffset>0x5C</addressOffset>
  2410. <size>0x20</size>
  2411. <access>read-write</access>
  2412. <resetValue>0x00000000</resetValue>
  2413. <fields>
  2414. <field>
  2415. <name>NDT</name>
  2416. <description>Number of data to transfer</description>
  2417. <bitOffset>0</bitOffset>
  2418. <bitWidth>16</bitWidth>
  2419. </field>
  2420. </fields>
  2421. </register>
  2422. <register>
  2423. <name>CPAR5</name>
  2424. <displayName>CPAR5</displayName>
  2425. <description>channel x peripheral address register</description>
  2426. <addressOffset>0x60</addressOffset>
  2427. <size>0x20</size>
  2428. <access>read-write</access>
  2429. <resetValue>0x00000000</resetValue>
  2430. <fields>
  2431. <field>
  2432. <name>PA</name>
  2433. <description>Peripheral address</description>
  2434. <bitOffset>0</bitOffset>
  2435. <bitWidth>32</bitWidth>
  2436. </field>
  2437. </fields>
  2438. </register>
  2439. <register>
  2440. <name>CMAR5</name>
  2441. <displayName>CMAR5</displayName>
  2442. <description>channel x memory address register</description>
  2443. <addressOffset>0x64</addressOffset>
  2444. <size>0x20</size>
  2445. <access>read-write</access>
  2446. <resetValue>0x00000000</resetValue>
  2447. <fields>
  2448. <field>
  2449. <name>MA</name>
  2450. <description>Memory address</description>
  2451. <bitOffset>0</bitOffset>
  2452. <bitWidth>32</bitWidth>
  2453. </field>
  2454. </fields>
  2455. </register>
  2456. <register>
  2457. <name>CCR6</name>
  2458. <displayName>CCR6</displayName>
  2459. <description>channel x configuration register</description>
  2460. <addressOffset>0x6C</addressOffset>
  2461. <size>0x20</size>
  2462. <access>read-write</access>
  2463. <resetValue>0x00000000</resetValue>
  2464. <fields>
  2465. <field>
  2466. <name>MEM2MEM</name>
  2467. <description>Memory to memory mode</description>
  2468. <bitOffset>14</bitOffset>
  2469. <bitWidth>1</bitWidth>
  2470. </field>
  2471. <field>
  2472. <name>PL</name>
  2473. <description>Channel priority level</description>
  2474. <bitOffset>12</bitOffset>
  2475. <bitWidth>2</bitWidth>
  2476. </field>
  2477. <field>
  2478. <name>MSIZE</name>
  2479. <description>Memory size</description>
  2480. <bitOffset>10</bitOffset>
  2481. <bitWidth>2</bitWidth>
  2482. </field>
  2483. <field>
  2484. <name>PSIZE</name>
  2485. <description>Peripheral size</description>
  2486. <bitOffset>8</bitOffset>
  2487. <bitWidth>2</bitWidth>
  2488. </field>
  2489. <field>
  2490. <name>MINC</name>
  2491. <description>Memory increment mode</description>
  2492. <bitOffset>7</bitOffset>
  2493. <bitWidth>1</bitWidth>
  2494. </field>
  2495. <field>
  2496. <name>PINC</name>
  2497. <description>Peripheral increment mode</description>
  2498. <bitOffset>6</bitOffset>
  2499. <bitWidth>1</bitWidth>
  2500. </field>
  2501. <field>
  2502. <name>CIRC</name>
  2503. <description>Circular mode</description>
  2504. <bitOffset>5</bitOffset>
  2505. <bitWidth>1</bitWidth>
  2506. </field>
  2507. <field>
  2508. <name>DIR</name>
  2509. <description>Data transfer direction</description>
  2510. <bitOffset>4</bitOffset>
  2511. <bitWidth>1</bitWidth>
  2512. </field>
  2513. <field>
  2514. <name>TEIE</name>
  2515. <description>Transfer error interrupt enable</description>
  2516. <bitOffset>3</bitOffset>
  2517. <bitWidth>1</bitWidth>
  2518. </field>
  2519. <field>
  2520. <name>HTIE</name>
  2521. <description>Half transfer interrupt enable</description>
  2522. <bitOffset>2</bitOffset>
  2523. <bitWidth>1</bitWidth>
  2524. </field>
  2525. <field>
  2526. <name>TCIE</name>
  2527. <description>Transfer complete interrupt enable</description>
  2528. <bitOffset>1</bitOffset>
  2529. <bitWidth>1</bitWidth>
  2530. </field>
  2531. <field>
  2532. <name>EN</name>
  2533. <description>Channel enable</description>
  2534. <bitOffset>0</bitOffset>
  2535. <bitWidth>1</bitWidth>
  2536. </field>
  2537. </fields>
  2538. </register>
  2539. <register>
  2540. <name>CNDTR6</name>
  2541. <displayName>CNDTR6</displayName>
  2542. <description>channel x number of data register</description>
  2543. <addressOffset>0x70</addressOffset>
  2544. <size>0x20</size>
  2545. <access>read-write</access>
  2546. <resetValue>0x00000000</resetValue>
  2547. <fields>
  2548. <field>
  2549. <name>NDT</name>
  2550. <description>Number of data to transfer</description>
  2551. <bitOffset>0</bitOffset>
  2552. <bitWidth>16</bitWidth>
  2553. </field>
  2554. </fields>
  2555. </register>
  2556. <register>
  2557. <name>CPAR6</name>
  2558. <displayName>CPAR6</displayName>
  2559. <description>channel x peripheral address register</description>
  2560. <addressOffset>0x74</addressOffset>
  2561. <size>0x20</size>
  2562. <access>read-write</access>
  2563. <resetValue>0x00000000</resetValue>
  2564. <fields>
  2565. <field>
  2566. <name>PA</name>
  2567. <description>Peripheral address</description>
  2568. <bitOffset>0</bitOffset>
  2569. <bitWidth>32</bitWidth>
  2570. </field>
  2571. </fields>
  2572. </register>
  2573. <register>
  2574. <name>CMAR6</name>
  2575. <displayName>CMAR6</displayName>
  2576. <description>channel x memory address register</description>
  2577. <addressOffset>0x78</addressOffset>
  2578. <size>0x20</size>
  2579. <access>read-write</access>
  2580. <resetValue>0x00000000</resetValue>
  2581. <fields>
  2582. <field>
  2583. <name>MA</name>
  2584. <description>Memory address</description>
  2585. <bitOffset>0</bitOffset>
  2586. <bitWidth>32</bitWidth>
  2587. </field>
  2588. </fields>
  2589. </register>
  2590. <register>
  2591. <name>CCR7</name>
  2592. <displayName>CCR7</displayName>
  2593. <description>channel x configuration register</description>
  2594. <addressOffset>0x80</addressOffset>
  2595. <size>0x20</size>
  2596. <access>read-write</access>
  2597. <resetValue>0x00000000</resetValue>
  2598. <fields>
  2599. <field>
  2600. <name>MEM2MEM</name>
  2601. <description>Memory to memory mode</description>
  2602. <bitOffset>14</bitOffset>
  2603. <bitWidth>1</bitWidth>
  2604. </field>
  2605. <field>
  2606. <name>PL</name>
  2607. <description>Channel priority level</description>
  2608. <bitOffset>12</bitOffset>
  2609. <bitWidth>2</bitWidth>
  2610. </field>
  2611. <field>
  2612. <name>MSIZE</name>
  2613. <description>Memory size</description>
  2614. <bitOffset>10</bitOffset>
  2615. <bitWidth>2</bitWidth>
  2616. </field>
  2617. <field>
  2618. <name>PSIZE</name>
  2619. <description>Peripheral size</description>
  2620. <bitOffset>8</bitOffset>
  2621. <bitWidth>2</bitWidth>
  2622. </field>
  2623. <field>
  2624. <name>MINC</name>
  2625. <description>Memory increment mode</description>
  2626. <bitOffset>7</bitOffset>
  2627. <bitWidth>1</bitWidth>
  2628. </field>
  2629. <field>
  2630. <name>PINC</name>
  2631. <description>Peripheral increment mode</description>
  2632. <bitOffset>6</bitOffset>
  2633. <bitWidth>1</bitWidth>
  2634. </field>
  2635. <field>
  2636. <name>CIRC</name>
  2637. <description>Circular mode</description>
  2638. <bitOffset>5</bitOffset>
  2639. <bitWidth>1</bitWidth>
  2640. </field>
  2641. <field>
  2642. <name>DIR</name>
  2643. <description>Data transfer direction</description>
  2644. <bitOffset>4</bitOffset>
  2645. <bitWidth>1</bitWidth>
  2646. </field>
  2647. <field>
  2648. <name>TEIE</name>
  2649. <description>Transfer error interrupt enable</description>
  2650. <bitOffset>3</bitOffset>
  2651. <bitWidth>1</bitWidth>
  2652. </field>
  2653. <field>
  2654. <name>HTIE</name>
  2655. <description>Half transfer interrupt enable</description>
  2656. <bitOffset>2</bitOffset>
  2657. <bitWidth>1</bitWidth>
  2658. </field>
  2659. <field>
  2660. <name>TCIE</name>
  2661. <description>Transfer complete interrupt enable</description>
  2662. <bitOffset>1</bitOffset>
  2663. <bitWidth>1</bitWidth>
  2664. </field>
  2665. <field>
  2666. <name>EN</name>
  2667. <description>Channel enable</description>
  2668. <bitOffset>0</bitOffset>
  2669. <bitWidth>1</bitWidth>
  2670. </field>
  2671. </fields>
  2672. </register>
  2673. <register>
  2674. <name>CNDTR7</name>
  2675. <displayName>CNDTR7</displayName>
  2676. <description>channel x number of data register</description>
  2677. <addressOffset>0x84</addressOffset>
  2678. <size>0x20</size>
  2679. <access>read-write</access>
  2680. <resetValue>0x00000000</resetValue>
  2681. <fields>
  2682. <field>
  2683. <name>NDT</name>
  2684. <description>Number of data to transfer</description>
  2685. <bitOffset>0</bitOffset>
  2686. <bitWidth>16</bitWidth>
  2687. </field>
  2688. </fields>
  2689. </register>
  2690. <register>
  2691. <name>CPAR7</name>
  2692. <displayName>CPAR7</displayName>
  2693. <description>channel x peripheral address register</description>
  2694. <addressOffset>0x88</addressOffset>
  2695. <size>0x20</size>
  2696. <access>read-write</access>
  2697. <resetValue>0x00000000</resetValue>
  2698. <fields>
  2699. <field>
  2700. <name>PA</name>
  2701. <description>Peripheral address</description>
  2702. <bitOffset>0</bitOffset>
  2703. <bitWidth>32</bitWidth>
  2704. </field>
  2705. </fields>
  2706. </register>
  2707. <register>
  2708. <name>CMAR7</name>
  2709. <displayName>CMAR7</displayName>
  2710. <description>channel x memory address register</description>
  2711. <addressOffset>0x8C</addressOffset>
  2712. <size>0x20</size>
  2713. <access>read-write</access>
  2714. <resetValue>0x00000000</resetValue>
  2715. <fields>
  2716. <field>
  2717. <name>MA</name>
  2718. <description>Memory address</description>
  2719. <bitOffset>0</bitOffset>
  2720. <bitWidth>32</bitWidth>
  2721. </field>
  2722. </fields>
  2723. </register>
  2724. <register>
  2725. <name>CSELR</name>
  2726. <displayName>CSELR</displayName>
  2727. <description>channel selection register</description>
  2728. <addressOffset>0xA8</addressOffset>
  2729. <size>0x20</size>
  2730. <access>read-write</access>
  2731. <resetValue>0x00000000</resetValue>
  2732. <fields>
  2733. <field>
  2734. <name>C7S</name>
  2735. <description>DMA channel 7 selection</description>
  2736. <bitOffset>24</bitOffset>
  2737. <bitWidth>4</bitWidth>
  2738. </field>
  2739. <field>
  2740. <name>C6S</name>
  2741. <description>DMA channel 6 selection</description>
  2742. <bitOffset>20</bitOffset>
  2743. <bitWidth>4</bitWidth>
  2744. </field>
  2745. <field>
  2746. <name>C5S</name>
  2747. <description>DMA channel 5 selection</description>
  2748. <bitOffset>16</bitOffset>
  2749. <bitWidth>4</bitWidth>
  2750. </field>
  2751. <field>
  2752. <name>C4S</name>
  2753. <description>DMA channel 4 selection</description>
  2754. <bitOffset>12</bitOffset>
  2755. <bitWidth>4</bitWidth>
  2756. </field>
  2757. <field>
  2758. <name>C3S</name>
  2759. <description>DMA channel 3 selection</description>
  2760. <bitOffset>8</bitOffset>
  2761. <bitWidth>4</bitWidth>
  2762. </field>
  2763. <field>
  2764. <name>C2S</name>
  2765. <description>DMA channel 2 selection</description>
  2766. <bitOffset>4</bitOffset>
  2767. <bitWidth>4</bitWidth>
  2768. </field>
  2769. <field>
  2770. <name>C1S</name>
  2771. <description>DMA channel 1 selection</description>
  2772. <bitOffset>0</bitOffset>
  2773. <bitWidth>4</bitWidth>
  2774. </field>
  2775. </fields>
  2776. </register>
  2777. </registers>
  2778. </peripheral>
  2779. <peripheral>
  2780. <name>DMAMUX1</name>
  2781. <description>Direct memory access Multiplexer</description>
  2782. <groupName>DMAMUX</groupName>
  2783. <baseAddress>0x40020800</baseAddress>
  2784. <addressBlock>
  2785. <offset>0x0</offset>
  2786. <size>0x400</size>
  2787. <usage>registers</usage>
  2788. </addressBlock>
  2789. <interrupt>
  2790. <name>DMAMUX_OVR</name>
  2791. <description>DMAMUX overrun interrupt</description>
  2792. <value>62</value>
  2793. </interrupt>
  2794. <registers>
  2795. <register>
  2796. <name>C0CR</name>
  2797. <displayName>C0CR</displayName>
  2798. <description>DMA Multiplexer Channel 0 Control register</description>
  2799. <addressOffset>0x0</addressOffset>
  2800. <size>0x20</size>
  2801. <access>read-write</access>
  2802. <resetValue>0x00000000</resetValue>
  2803. <fields>
  2804. <field>
  2805. <name>SYNC_ID</name>
  2806. <description>SYNC_ID</description>
  2807. <bitOffset>24</bitOffset>
  2808. <bitWidth>5</bitWidth>
  2809. </field>
  2810. <field>
  2811. <name>NBREQ</name>
  2812. <description>Nb request</description>
  2813. <bitOffset>19</bitOffset>
  2814. <bitWidth>5</bitWidth>
  2815. </field>
  2816. <field>
  2817. <name>SPOL</name>
  2818. <description>Sync polarity</description>
  2819. <bitOffset>17</bitOffset>
  2820. <bitWidth>2</bitWidth>
  2821. </field>
  2822. <field>
  2823. <name>SE</name>
  2824. <description>Synchronization enable</description>
  2825. <bitOffset>16</bitOffset>
  2826. <bitWidth>1</bitWidth>
  2827. </field>
  2828. <field>
  2829. <name>EGE</name>
  2830. <description>Event Generation Enable</description>
  2831. <bitOffset>9</bitOffset>
  2832. <bitWidth>1</bitWidth>
  2833. </field>
  2834. <field>
  2835. <name>SOIE</name>
  2836. <description>Synchronization Overrun Interrupt Enable</description>
  2837. <bitOffset>8</bitOffset>
  2838. <bitWidth>1</bitWidth>
  2839. </field>
  2840. <field>
  2841. <name>DMAREQ_ID</name>
  2842. <description>DMA Request ID</description>
  2843. <bitOffset>0</bitOffset>
  2844. <bitWidth>8</bitWidth>
  2845. </field>
  2846. </fields>
  2847. </register>
  2848. <register>
  2849. <name>C1CR</name>
  2850. <displayName>C1CR</displayName>
  2851. <description>DMA Multiplexer Channel 1 Control register</description>
  2852. <addressOffset>0x4</addressOffset>
  2853. <size>0x20</size>
  2854. <access>read-write</access>
  2855. <resetValue>0x00000000</resetValue>
  2856. <fields>
  2857. <field>
  2858. <name>SYNC_ID</name>
  2859. <description>SYNC_ID</description>
  2860. <bitOffset>24</bitOffset>
  2861. <bitWidth>5</bitWidth>
  2862. </field>
  2863. <field>
  2864. <name>NBREQ</name>
  2865. <description>Nb request</description>
  2866. <bitOffset>19</bitOffset>
  2867. <bitWidth>5</bitWidth>
  2868. </field>
  2869. <field>
  2870. <name>SPOL</name>
  2871. <description>Sync polarity</description>
  2872. <bitOffset>17</bitOffset>
  2873. <bitWidth>2</bitWidth>
  2874. </field>
  2875. <field>
  2876. <name>SE</name>
  2877. <description>Synchronization enable</description>
  2878. <bitOffset>16</bitOffset>
  2879. <bitWidth>1</bitWidth>
  2880. </field>
  2881. <field>
  2882. <name>EGE</name>
  2883. <description>Event Generation Enable</description>
  2884. <bitOffset>9</bitOffset>
  2885. <bitWidth>1</bitWidth>
  2886. </field>
  2887. <field>
  2888. <name>SOIE</name>
  2889. <description>Synchronization Overrun Interrupt Enable</description>
  2890. <bitOffset>8</bitOffset>
  2891. <bitWidth>1</bitWidth>
  2892. </field>
  2893. <field>
  2894. <name>DMAREQ_ID</name>
  2895. <description>DMA Request ID</description>
  2896. <bitOffset>0</bitOffset>
  2897. <bitWidth>8</bitWidth>
  2898. </field>
  2899. </fields>
  2900. </register>
  2901. <register>
  2902. <name>C2CR</name>
  2903. <displayName>C2CR</displayName>
  2904. <description>DMA Multiplexer Channel 2 Control register</description>
  2905. <addressOffset>0x8</addressOffset>
  2906. <size>0x20</size>
  2907. <access>read-write</access>
  2908. <resetValue>0x00000000</resetValue>
  2909. <fields>
  2910. <field>
  2911. <name>SYNC_ID</name>
  2912. <description>SYNC_ID</description>
  2913. <bitOffset>24</bitOffset>
  2914. <bitWidth>5</bitWidth>
  2915. </field>
  2916. <field>
  2917. <name>NBREQ</name>
  2918. <description>Nb request</description>
  2919. <bitOffset>19</bitOffset>
  2920. <bitWidth>5</bitWidth>
  2921. </field>
  2922. <field>
  2923. <name>SPOL</name>
  2924. <description>Sync polarity</description>
  2925. <bitOffset>17</bitOffset>
  2926. <bitWidth>2</bitWidth>
  2927. </field>
  2928. <field>
  2929. <name>SE</name>
  2930. <description>Synchronization enable</description>
  2931. <bitOffset>16</bitOffset>
  2932. <bitWidth>1</bitWidth>
  2933. </field>
  2934. <field>
  2935. <name>EGE</name>
  2936. <description>Event Generation Enable</description>
  2937. <bitOffset>9</bitOffset>
  2938. <bitWidth>1</bitWidth>
  2939. </field>
  2940. <field>
  2941. <name>SOIE</name>
  2942. <description>Synchronization Overrun Interrupt Enable</description>
  2943. <bitOffset>8</bitOffset>
  2944. <bitWidth>1</bitWidth>
  2945. </field>
  2946. <field>
  2947. <name>DMAREQ_ID</name>
  2948. <description>DMA Request ID</description>
  2949. <bitOffset>0</bitOffset>
  2950. <bitWidth>8</bitWidth>
  2951. </field>
  2952. </fields>
  2953. </register>
  2954. <register>
  2955. <name>C3CR</name>
  2956. <displayName>C3CR</displayName>
  2957. <description>DMA Multiplexer Channel 3 Control register</description>
  2958. <addressOffset>0xC</addressOffset>
  2959. <size>0x20</size>
  2960. <access>read-write</access>
  2961. <resetValue>0x00000000</resetValue>
  2962. <fields>
  2963. <field>
  2964. <name>SYNC_ID</name>
  2965. <description>SYNC_ID</description>
  2966. <bitOffset>24</bitOffset>
  2967. <bitWidth>5</bitWidth>
  2968. </field>
  2969. <field>
  2970. <name>NBREQ</name>
  2971. <description>Nb request</description>
  2972. <bitOffset>19</bitOffset>
  2973. <bitWidth>5</bitWidth>
  2974. </field>
  2975. <field>
  2976. <name>SPOL</name>
  2977. <description>Sync polarity</description>
  2978. <bitOffset>17</bitOffset>
  2979. <bitWidth>2</bitWidth>
  2980. </field>
  2981. <field>
  2982. <name>SE</name>
  2983. <description>Synchronization enable</description>
  2984. <bitOffset>16</bitOffset>
  2985. <bitWidth>1</bitWidth>
  2986. </field>
  2987. <field>
  2988. <name>EGE</name>
  2989. <description>Event Generation Enable</description>
  2990. <bitOffset>9</bitOffset>
  2991. <bitWidth>1</bitWidth>
  2992. </field>
  2993. <field>
  2994. <name>SOIE</name>
  2995. <description>Synchronization Overrun Interrupt Enable</description>
  2996. <bitOffset>8</bitOffset>
  2997. <bitWidth>1</bitWidth>
  2998. </field>
  2999. <field>
  3000. <name>DMAREQ_ID</name>
  3001. <description>DMA Request ID</description>
  3002. <bitOffset>0</bitOffset>
  3003. <bitWidth>8</bitWidth>
  3004. </field>
  3005. </fields>
  3006. </register>
  3007. <register>
  3008. <name>C4CR</name>
  3009. <displayName>C4CR</displayName>
  3010. <description>DMA Multiplexer Channel 4 Control register</description>
  3011. <addressOffset>0x10</addressOffset>
  3012. <size>0x20</size>
  3013. <access>read-write</access>
  3014. <resetValue>0x00000000</resetValue>
  3015. <fields>
  3016. <field>
  3017. <name>SYNC_ID</name>
  3018. <description>SYNC_ID</description>
  3019. <bitOffset>24</bitOffset>
  3020. <bitWidth>5</bitWidth>
  3021. </field>
  3022. <field>
  3023. <name>NBREQ</name>
  3024. <description>Nb request</description>
  3025. <bitOffset>19</bitOffset>
  3026. <bitWidth>5</bitWidth>
  3027. </field>
  3028. <field>
  3029. <name>SPOL</name>
  3030. <description>Sync polarity</description>
  3031. <bitOffset>17</bitOffset>
  3032. <bitWidth>2</bitWidth>
  3033. </field>
  3034. <field>
  3035. <name>SE</name>
  3036. <description>Synchronization enable</description>
  3037. <bitOffset>16</bitOffset>
  3038. <bitWidth>1</bitWidth>
  3039. </field>
  3040. <field>
  3041. <name>EGE</name>
  3042. <description>Event Generation Enable</description>
  3043. <bitOffset>9</bitOffset>
  3044. <bitWidth>1</bitWidth>
  3045. </field>
  3046. <field>
  3047. <name>SOIE</name>
  3048. <description>Synchronization Overrun Interrupt Enable</description>
  3049. <bitOffset>8</bitOffset>
  3050. <bitWidth>1</bitWidth>
  3051. </field>
  3052. <field>
  3053. <name>DMAREQ_ID</name>
  3054. <description>DMA Request ID</description>
  3055. <bitOffset>0</bitOffset>
  3056. <bitWidth>8</bitWidth>
  3057. </field>
  3058. </fields>
  3059. </register>
  3060. <register>
  3061. <name>C5CR</name>
  3062. <displayName>C5CR</displayName>
  3063. <description>DMA Multiplexer Channel 5 Control register</description>
  3064. <addressOffset>0x14</addressOffset>
  3065. <size>0x20</size>
  3066. <access>read-write</access>
  3067. <resetValue>0x00000000</resetValue>
  3068. <fields>
  3069. <field>
  3070. <name>SYNC_ID</name>
  3071. <description>SYNC_ID</description>
  3072. <bitOffset>24</bitOffset>
  3073. <bitWidth>5</bitWidth>
  3074. </field>
  3075. <field>
  3076. <name>NBREQ</name>
  3077. <description>Nb request</description>
  3078. <bitOffset>19</bitOffset>
  3079. <bitWidth>5</bitWidth>
  3080. </field>
  3081. <field>
  3082. <name>SPOL</name>
  3083. <description>Sync polarity</description>
  3084. <bitOffset>17</bitOffset>
  3085. <bitWidth>2</bitWidth>
  3086. </field>
  3087. <field>
  3088. <name>SE</name>
  3089. <description>Synchronization enable</description>
  3090. <bitOffset>16</bitOffset>
  3091. <bitWidth>1</bitWidth>
  3092. </field>
  3093. <field>
  3094. <name>EGE</name>
  3095. <description>Event Generation Enable</description>
  3096. <bitOffset>9</bitOffset>
  3097. <bitWidth>1</bitWidth>
  3098. </field>
  3099. <field>
  3100. <name>SOIE</name>
  3101. <description>Synchronization Overrun Interrupt Enable</description>
  3102. <bitOffset>8</bitOffset>
  3103. <bitWidth>1</bitWidth>
  3104. </field>
  3105. <field>
  3106. <name>DMAREQ_ID</name>
  3107. <description>DMA Request ID</description>
  3108. <bitOffset>0</bitOffset>
  3109. <bitWidth>8</bitWidth>
  3110. </field>
  3111. </fields>
  3112. </register>
  3113. <register>
  3114. <name>C6CR</name>
  3115. <displayName>C6CR</displayName>
  3116. <description>DMA Multiplexer Channel 6 Control register</description>
  3117. <addressOffset>0x18</addressOffset>
  3118. <size>0x20</size>
  3119. <access>read-write</access>
  3120. <resetValue>0x00000000</resetValue>
  3121. <fields>
  3122. <field>
  3123. <name>SYNC_ID</name>
  3124. <description>SYNC_ID</description>
  3125. <bitOffset>24</bitOffset>
  3126. <bitWidth>5</bitWidth>
  3127. </field>
  3128. <field>
  3129. <name>NBREQ</name>
  3130. <description>Nb request</description>
  3131. <bitOffset>19</bitOffset>
  3132. <bitWidth>5</bitWidth>
  3133. </field>
  3134. <field>
  3135. <name>SPOL</name>
  3136. <description>Sync polarity</description>
  3137. <bitOffset>17</bitOffset>
  3138. <bitWidth>2</bitWidth>
  3139. </field>
  3140. <field>
  3141. <name>SE</name>
  3142. <description>Synchronization enable</description>
  3143. <bitOffset>16</bitOffset>
  3144. <bitWidth>1</bitWidth>
  3145. </field>
  3146. <field>
  3147. <name>EGE</name>
  3148. <description>Event Generation Enable</description>
  3149. <bitOffset>9</bitOffset>
  3150. <bitWidth>1</bitWidth>
  3151. </field>
  3152. <field>
  3153. <name>SOIE</name>
  3154. <description>Synchronization Overrun Interrupt Enable</description>
  3155. <bitOffset>8</bitOffset>
  3156. <bitWidth>1</bitWidth>
  3157. </field>
  3158. <field>
  3159. <name>DMAREQ_ID</name>
  3160. <description>DMA Request ID</description>
  3161. <bitOffset>0</bitOffset>
  3162. <bitWidth>8</bitWidth>
  3163. </field>
  3164. </fields>
  3165. </register>
  3166. <register>
  3167. <name>C7CR</name>
  3168. <displayName>C7CR</displayName>
  3169. <description>DMA Multiplexer Channel 7 Control register</description>
  3170. <addressOffset>0x1C</addressOffset>
  3171. <size>0x20</size>
  3172. <access>read-write</access>
  3173. <resetValue>0x00000000</resetValue>
  3174. <fields>
  3175. <field>
  3176. <name>SYNC_ID</name>
  3177. <description>SYNC_ID</description>
  3178. <bitOffset>24</bitOffset>
  3179. <bitWidth>5</bitWidth>
  3180. </field>
  3181. <field>
  3182. <name>NBREQ</name>
  3183. <description>Nb request</description>
  3184. <bitOffset>19</bitOffset>
  3185. <bitWidth>5</bitWidth>
  3186. </field>
  3187. <field>
  3188. <name>SPOL</name>
  3189. <description>Sync polarity</description>
  3190. <bitOffset>17</bitOffset>
  3191. <bitWidth>2</bitWidth>
  3192. </field>
  3193. <field>
  3194. <name>SE</name>
  3195. <description>Synchronization enable</description>
  3196. <bitOffset>16</bitOffset>
  3197. <bitWidth>1</bitWidth>
  3198. </field>
  3199. <field>
  3200. <name>EGE</name>
  3201. <description>Event Generation Enable</description>
  3202. <bitOffset>9</bitOffset>
  3203. <bitWidth>1</bitWidth>
  3204. </field>
  3205. <field>
  3206. <name>SOIE</name>
  3207. <description>Synchronization Overrun Interrupt Enable</description>
  3208. <bitOffset>8</bitOffset>
  3209. <bitWidth>1</bitWidth>
  3210. </field>
  3211. <field>
  3212. <name>DMAREQ_ID</name>
  3213. <description>DMA Request ID</description>
  3214. <bitOffset>0</bitOffset>
  3215. <bitWidth>8</bitWidth>
  3216. </field>
  3217. </fields>
  3218. </register>
  3219. <register>
  3220. <name>C8CR</name>
  3221. <displayName>C8CR</displayName>
  3222. <description>DMA Multiplexer Channel 8 Control register</description>
  3223. <addressOffset>0x20</addressOffset>
  3224. <size>0x20</size>
  3225. <access>read-write</access>
  3226. <resetValue>0x00000000</resetValue>
  3227. <fields>
  3228. <field>
  3229. <name>SYNC_ID</name>
  3230. <description>SYNC_ID</description>
  3231. <bitOffset>24</bitOffset>
  3232. <bitWidth>5</bitWidth>
  3233. </field>
  3234. <field>
  3235. <name>NBREQ</name>
  3236. <description>Nb request</description>
  3237. <bitOffset>19</bitOffset>
  3238. <bitWidth>5</bitWidth>
  3239. </field>
  3240. <field>
  3241. <name>SPOL</name>
  3242. <description>Sync polarity</description>
  3243. <bitOffset>17</bitOffset>
  3244. <bitWidth>2</bitWidth>
  3245. </field>
  3246. <field>
  3247. <name>SE</name>
  3248. <description>Synchronization enable</description>
  3249. <bitOffset>16</bitOffset>
  3250. <bitWidth>1</bitWidth>
  3251. </field>
  3252. <field>
  3253. <name>EGE</name>
  3254. <description>Event Generation Enable</description>
  3255. <bitOffset>9</bitOffset>
  3256. <bitWidth>1</bitWidth>
  3257. </field>
  3258. <field>
  3259. <name>SOIE</name>
  3260. <description>Synchronization Overrun Interrupt Enable</description>
  3261. <bitOffset>8</bitOffset>
  3262. <bitWidth>1</bitWidth>
  3263. </field>
  3264. <field>
  3265. <name>DMAREQ_ID</name>
  3266. <description>DMA Request ID</description>
  3267. <bitOffset>0</bitOffset>
  3268. <bitWidth>8</bitWidth>
  3269. </field>
  3270. </fields>
  3271. </register>
  3272. <register>
  3273. <name>C9CR</name>
  3274. <displayName>C9CR</displayName>
  3275. <description>DMA Multiplexer Channel 9 Control register</description>
  3276. <addressOffset>0x24</addressOffset>
  3277. <size>0x20</size>
  3278. <access>read-write</access>
  3279. <resetValue>0x00000000</resetValue>
  3280. <fields>
  3281. <field>
  3282. <name>SYNC_ID</name>
  3283. <description>SYNC_ID</description>
  3284. <bitOffset>24</bitOffset>
  3285. <bitWidth>5</bitWidth>
  3286. </field>
  3287. <field>
  3288. <name>NBREQ</name>
  3289. <description>Nb request</description>
  3290. <bitOffset>19</bitOffset>
  3291. <bitWidth>5</bitWidth>
  3292. </field>
  3293. <field>
  3294. <name>SPOL</name>
  3295. <description>Sync polarity</description>
  3296. <bitOffset>17</bitOffset>
  3297. <bitWidth>2</bitWidth>
  3298. </field>
  3299. <field>
  3300. <name>SE</name>
  3301. <description>Synchronization enable</description>
  3302. <bitOffset>16</bitOffset>
  3303. <bitWidth>1</bitWidth>
  3304. </field>
  3305. <field>
  3306. <name>EGE</name>
  3307. <description>Event Generation Enable</description>
  3308. <bitOffset>9</bitOffset>
  3309. <bitWidth>1</bitWidth>
  3310. </field>
  3311. <field>
  3312. <name>SOIE</name>
  3313. <description>Synchronization Overrun Interrupt Enable</description>
  3314. <bitOffset>8</bitOffset>
  3315. <bitWidth>1</bitWidth>
  3316. </field>
  3317. <field>
  3318. <name>DMAREQ_ID</name>
  3319. <description>DMA Request ID</description>
  3320. <bitOffset>0</bitOffset>
  3321. <bitWidth>8</bitWidth>
  3322. </field>
  3323. </fields>
  3324. </register>
  3325. <register>
  3326. <name>C10CR</name>
  3327. <displayName>C10CR</displayName>
  3328. <description>DMA Multiplexer Channel 10 Control register</description>
  3329. <addressOffset>0x28</addressOffset>
  3330. <size>0x20</size>
  3331. <access>read-write</access>
  3332. <resetValue>0x00000000</resetValue>
  3333. <fields>
  3334. <field>
  3335. <name>SYNC_ID</name>
  3336. <description>SYNC_ID</description>
  3337. <bitOffset>24</bitOffset>
  3338. <bitWidth>5</bitWidth>
  3339. </field>
  3340. <field>
  3341. <name>NBREQ</name>
  3342. <description>Nb request</description>
  3343. <bitOffset>19</bitOffset>
  3344. <bitWidth>5</bitWidth>
  3345. </field>
  3346. <field>
  3347. <name>SPOL</name>
  3348. <description>Sync polarity</description>
  3349. <bitOffset>17</bitOffset>
  3350. <bitWidth>2</bitWidth>
  3351. </field>
  3352. <field>
  3353. <name>SE</name>
  3354. <description>Synchronization enable</description>
  3355. <bitOffset>16</bitOffset>
  3356. <bitWidth>1</bitWidth>
  3357. </field>
  3358. <field>
  3359. <name>EGE</name>
  3360. <description>Event Generation Enable</description>
  3361. <bitOffset>9</bitOffset>
  3362. <bitWidth>1</bitWidth>
  3363. </field>
  3364. <field>
  3365. <name>SOIE</name>
  3366. <description>Synchronization Overrun Interrupt Enable</description>
  3367. <bitOffset>8</bitOffset>
  3368. <bitWidth>1</bitWidth>
  3369. </field>
  3370. <field>
  3371. <name>DMAREQ_ID</name>
  3372. <description>DMA Request ID</description>
  3373. <bitOffset>0</bitOffset>
  3374. <bitWidth>8</bitWidth>
  3375. </field>
  3376. </fields>
  3377. </register>
  3378. <register>
  3379. <name>C11CR</name>
  3380. <displayName>C11CR</displayName>
  3381. <description>DMA Multiplexer Channel 11 Control register</description>
  3382. <addressOffset>0x2C</addressOffset>
  3383. <size>0x20</size>
  3384. <access>read-write</access>
  3385. <resetValue>0x00000000</resetValue>
  3386. <fields>
  3387. <field>
  3388. <name>SYNC_ID</name>
  3389. <description>SYNC_ID</description>
  3390. <bitOffset>24</bitOffset>
  3391. <bitWidth>5</bitWidth>
  3392. </field>
  3393. <field>
  3394. <name>NBREQ</name>
  3395. <description>Nb request</description>
  3396. <bitOffset>19</bitOffset>
  3397. <bitWidth>5</bitWidth>
  3398. </field>
  3399. <field>
  3400. <name>SPOL</name>
  3401. <description>Sync polarity</description>
  3402. <bitOffset>17</bitOffset>
  3403. <bitWidth>2</bitWidth>
  3404. </field>
  3405. <field>
  3406. <name>SE</name>
  3407. <description>Synchronization enable</description>
  3408. <bitOffset>16</bitOffset>
  3409. <bitWidth>1</bitWidth>
  3410. </field>
  3411. <field>
  3412. <name>EGE</name>
  3413. <description>Event Generation Enable</description>
  3414. <bitOffset>9</bitOffset>
  3415. <bitWidth>1</bitWidth>
  3416. </field>
  3417. <field>
  3418. <name>SOIE</name>
  3419. <description>Synchronization Overrun Interrupt Enable</description>
  3420. <bitOffset>8</bitOffset>
  3421. <bitWidth>1</bitWidth>
  3422. </field>
  3423. <field>
  3424. <name>DMAREQ_ID</name>
  3425. <description>DMA Request ID</description>
  3426. <bitOffset>0</bitOffset>
  3427. <bitWidth>8</bitWidth>
  3428. </field>
  3429. </fields>
  3430. </register>
  3431. <register>
  3432. <name>C12CR</name>
  3433. <displayName>C12CR</displayName>
  3434. <description>DMA Multiplexer Channel 12 Control register</description>
  3435. <addressOffset>0x30</addressOffset>
  3436. <size>0x20</size>
  3437. <access>read-write</access>
  3438. <resetValue>0x00000000</resetValue>
  3439. <fields>
  3440. <field>
  3441. <name>SYNC_ID</name>
  3442. <description>SYNC_ID</description>
  3443. <bitOffset>24</bitOffset>
  3444. <bitWidth>5</bitWidth>
  3445. </field>
  3446. <field>
  3447. <name>NBREQ</name>
  3448. <description>Nb request</description>
  3449. <bitOffset>19</bitOffset>
  3450. <bitWidth>5</bitWidth>
  3451. </field>
  3452. <field>
  3453. <name>SPOL</name>
  3454. <description>Sync polarity</description>
  3455. <bitOffset>17</bitOffset>
  3456. <bitWidth>2</bitWidth>
  3457. </field>
  3458. <field>
  3459. <name>SE</name>
  3460. <description>Synchronization enable</description>
  3461. <bitOffset>16</bitOffset>
  3462. <bitWidth>1</bitWidth>
  3463. </field>
  3464. <field>
  3465. <name>EGE</name>
  3466. <description>Event Generation Enable</description>
  3467. <bitOffset>9</bitOffset>
  3468. <bitWidth>1</bitWidth>
  3469. </field>
  3470. <field>
  3471. <name>SOIE</name>
  3472. <description>Synchronization Overrun Interrupt Enable</description>
  3473. <bitOffset>8</bitOffset>
  3474. <bitWidth>1</bitWidth>
  3475. </field>
  3476. <field>
  3477. <name>DMAREQ_ID</name>
  3478. <description>DMA Request ID</description>
  3479. <bitOffset>0</bitOffset>
  3480. <bitWidth>8</bitWidth>
  3481. </field>
  3482. </fields>
  3483. </register>
  3484. <register>
  3485. <name>C13CR</name>
  3486. <displayName>C13CR</displayName>
  3487. <description>DMA Multiplexer Channel 13 Control register</description>
  3488. <addressOffset>0x34</addressOffset>
  3489. <size>0x20</size>
  3490. <access>read-write</access>
  3491. <resetValue>0x00000000</resetValue>
  3492. <fields>
  3493. <field>
  3494. <name>SYNC_ID</name>
  3495. <description>SYNC_ID</description>
  3496. <bitOffset>24</bitOffset>
  3497. <bitWidth>5</bitWidth>
  3498. </field>
  3499. <field>
  3500. <name>NBREQ</name>
  3501. <description>Nb request</description>
  3502. <bitOffset>19</bitOffset>
  3503. <bitWidth>5</bitWidth>
  3504. </field>
  3505. <field>
  3506. <name>SPOL</name>
  3507. <description>Sync polarity</description>
  3508. <bitOffset>17</bitOffset>
  3509. <bitWidth>2</bitWidth>
  3510. </field>
  3511. <field>
  3512. <name>SE</name>
  3513. <description>Synchronization enable</description>
  3514. <bitOffset>16</bitOffset>
  3515. <bitWidth>1</bitWidth>
  3516. </field>
  3517. <field>
  3518. <name>EGE</name>
  3519. <description>Event Generation Enable</description>
  3520. <bitOffset>9</bitOffset>
  3521. <bitWidth>1</bitWidth>
  3522. </field>
  3523. <field>
  3524. <name>SOIE</name>
  3525. <description>Synchronization Overrun Interrupt Enable</description>
  3526. <bitOffset>8</bitOffset>
  3527. <bitWidth>1</bitWidth>
  3528. </field>
  3529. <field>
  3530. <name>DMAREQ_ID</name>
  3531. <description>DMA Request ID</description>
  3532. <bitOffset>0</bitOffset>
  3533. <bitWidth>8</bitWidth>
  3534. </field>
  3535. </fields>
  3536. </register>
  3537. <register>
  3538. <name>CSR</name>
  3539. <displayName>CSR</displayName>
  3540. <description>DMA Multiplexer Channel Status register</description>
  3541. <addressOffset>0x80</addressOffset>
  3542. <size>0x20</size>
  3543. <access>read-only</access>
  3544. <resetValue>0x00000000</resetValue>
  3545. <fields>
  3546. <field>
  3547. <name>SOF0</name>
  3548. <description>Synchronization Overrun Flag 0</description>
  3549. <bitOffset>0</bitOffset>
  3550. <bitWidth>1</bitWidth>
  3551. </field>
  3552. <field>
  3553. <name>SOF1</name>
  3554. <description>Synchronization Overrun Flag 1</description>
  3555. <bitOffset>1</bitOffset>
  3556. <bitWidth>1</bitWidth>
  3557. </field>
  3558. <field>
  3559. <name>SOF2</name>
  3560. <description>Synchronization Overrun Flag 2</description>
  3561. <bitOffset>2</bitOffset>
  3562. <bitWidth>1</bitWidth>
  3563. </field>
  3564. <field>
  3565. <name>SOF3</name>
  3566. <description>Synchronization Overrun Flag 3</description>
  3567. <bitOffset>3</bitOffset>
  3568. <bitWidth>1</bitWidth>
  3569. </field>
  3570. <field>
  3571. <name>SOF4</name>
  3572. <description>Synchronization Overrun Flag 4</description>
  3573. <bitOffset>4</bitOffset>
  3574. <bitWidth>1</bitWidth>
  3575. </field>
  3576. <field>
  3577. <name>SOF5</name>
  3578. <description>Synchronization Overrun Flag 5</description>
  3579. <bitOffset>5</bitOffset>
  3580. <bitWidth>1</bitWidth>
  3581. </field>
  3582. <field>
  3583. <name>SOF6</name>
  3584. <description>Synchronization Overrun Flag 6</description>
  3585. <bitOffset>6</bitOffset>
  3586. <bitWidth>1</bitWidth>
  3587. </field>
  3588. <field>
  3589. <name>SOF7</name>
  3590. <description>Synchronization Overrun Flag 7</description>
  3591. <bitOffset>7</bitOffset>
  3592. <bitWidth>1</bitWidth>
  3593. </field>
  3594. <field>
  3595. <name>SOF8</name>
  3596. <description>Synchronization Overrun Flag 8</description>
  3597. <bitOffset>8</bitOffset>
  3598. <bitWidth>1</bitWidth>
  3599. </field>
  3600. <field>
  3601. <name>SOF9</name>
  3602. <description>Synchronization Overrun Flag 9</description>
  3603. <bitOffset>9</bitOffset>
  3604. <bitWidth>1</bitWidth>
  3605. </field>
  3606. <field>
  3607. <name>SOF10</name>
  3608. <description>Synchronization Overrun Flag 10</description>
  3609. <bitOffset>10</bitOffset>
  3610. <bitWidth>1</bitWidth>
  3611. </field>
  3612. <field>
  3613. <name>SOF11</name>
  3614. <description>Synchronization Overrun Flag 11</description>
  3615. <bitOffset>11</bitOffset>
  3616. <bitWidth>1</bitWidth>
  3617. </field>
  3618. <field>
  3619. <name>SOF12</name>
  3620. <description>Synchronization Overrun Flag 12</description>
  3621. <bitOffset>12</bitOffset>
  3622. <bitWidth>1</bitWidth>
  3623. </field>
  3624. <field>
  3625. <name>SOF13</name>
  3626. <description>Synchronization Overrun Flag 13</description>
  3627. <bitOffset>13</bitOffset>
  3628. <bitWidth>1</bitWidth>
  3629. </field>
  3630. </fields>
  3631. </register>
  3632. <register>
  3633. <name>CFR</name>
  3634. <displayName>CFR</displayName>
  3635. <description>DMA Channel Clear Flag Register</description>
  3636. <addressOffset>0x84</addressOffset>
  3637. <size>0x20</size>
  3638. <access>write-only</access>
  3639. <resetValue>0x00000000</resetValue>
  3640. <fields>
  3641. <field>
  3642. <name>CSOF0</name>
  3643. <description>Synchronization Clear Overrun Flag 0</description>
  3644. <bitOffset>0</bitOffset>
  3645. <bitWidth>1</bitWidth>
  3646. </field>
  3647. <field>
  3648. <name>CSOF1</name>
  3649. <description>Synchronization Clear Overrun Flag 1</description>
  3650. <bitOffset>1</bitOffset>
  3651. <bitWidth>1</bitWidth>
  3652. </field>
  3653. <field>
  3654. <name>CSOF2</name>
  3655. <description>Synchronization Clear Overrun Flag 2</description>
  3656. <bitOffset>2</bitOffset>
  3657. <bitWidth>1</bitWidth>
  3658. </field>
  3659. <field>
  3660. <name>CSOF3</name>
  3661. <description>Synchronization Clear Overrun Flag 3</description>
  3662. <bitOffset>3</bitOffset>
  3663. <bitWidth>1</bitWidth>
  3664. </field>
  3665. <field>
  3666. <name>CSOF4</name>
  3667. <description>Synchronization Clear Overrun Flag 4</description>
  3668. <bitOffset>4</bitOffset>
  3669. <bitWidth>1</bitWidth>
  3670. </field>
  3671. <field>
  3672. <name>CSOF5</name>
  3673. <description>Synchronization Clear Overrun Flag 5</description>
  3674. <bitOffset>5</bitOffset>
  3675. <bitWidth>1</bitWidth>
  3676. </field>
  3677. <field>
  3678. <name>CSOF6</name>
  3679. <description>Synchronization Clear Overrun Flag 6</description>
  3680. <bitOffset>6</bitOffset>
  3681. <bitWidth>1</bitWidth>
  3682. </field>
  3683. <field>
  3684. <name>CSOF7</name>
  3685. <description>Synchronization Clear Overrun Flag 7</description>
  3686. <bitOffset>7</bitOffset>
  3687. <bitWidth>1</bitWidth>
  3688. </field>
  3689. <field>
  3690. <name>CSOF8</name>
  3691. <description>Synchronization Clear Overrun Flag 8</description>
  3692. <bitOffset>8</bitOffset>
  3693. <bitWidth>1</bitWidth>
  3694. </field>
  3695. <field>
  3696. <name>CSOF9</name>
  3697. <description>Synchronization Clear Overrun Flag 9</description>
  3698. <bitOffset>9</bitOffset>
  3699. <bitWidth>1</bitWidth>
  3700. </field>
  3701. <field>
  3702. <name>CSOF10</name>
  3703. <description>Synchronization Clear Overrun Flag 10</description>
  3704. <bitOffset>10</bitOffset>
  3705. <bitWidth>1</bitWidth>
  3706. </field>
  3707. <field>
  3708. <name>CSOF11</name>
  3709. <description>Synchronization Clear Overrun Flag 11</description>
  3710. <bitOffset>11</bitOffset>
  3711. <bitWidth>1</bitWidth>
  3712. </field>
  3713. <field>
  3714. <name>CSOF12</name>
  3715. <description>Synchronization Clear Overrun Flag 12</description>
  3716. <bitOffset>12</bitOffset>
  3717. <bitWidth>1</bitWidth>
  3718. </field>
  3719. <field>
  3720. <name>CSOF13</name>
  3721. <description>Synchronization Clear Overrun Flag 13</description>
  3722. <bitOffset>13</bitOffset>
  3723. <bitWidth>1</bitWidth>
  3724. </field>
  3725. </fields>
  3726. </register>
  3727. <register>
  3728. <name>RG0CR</name>
  3729. <displayName>RG0CR</displayName>
  3730. <description>DMA Request Generator 0 Control Register</description>
  3731. <addressOffset>0x100</addressOffset>
  3732. <size>0x20</size>
  3733. <access>read-write</access>
  3734. <resetValue>0x00000000</resetValue>
  3735. <fields>
  3736. <field>
  3737. <name>GNBREQ</name>
  3738. <description>Number of Request</description>
  3739. <bitOffset>19</bitOffset>
  3740. <bitWidth>5</bitWidth>
  3741. </field>
  3742. <field>
  3743. <name>GPOL</name>
  3744. <description>Generation Polarity</description>
  3745. <bitOffset>17</bitOffset>
  3746. <bitWidth>2</bitWidth>
  3747. </field>
  3748. <field>
  3749. <name>GE</name>
  3750. <description>Generation Enable</description>
  3751. <bitOffset>16</bitOffset>
  3752. <bitWidth>1</bitWidth>
  3753. </field>
  3754. <field>
  3755. <name>OIE</name>
  3756. <description>Overrun Interrupt Enable</description>
  3757. <bitOffset>8</bitOffset>
  3758. <bitWidth>1</bitWidth>
  3759. </field>
  3760. <field>
  3761. <name>SIG_ID</name>
  3762. <description>Signal ID</description>
  3763. <bitOffset>0</bitOffset>
  3764. <bitWidth>5</bitWidth>
  3765. </field>
  3766. </fields>
  3767. </register>
  3768. <register>
  3769. <name>RG1CR</name>
  3770. <displayName>RG1CR</displayName>
  3771. <description>DMA Request Generator 1 Control Register</description>
  3772. <addressOffset>0x104</addressOffset>
  3773. <size>0x20</size>
  3774. <access>read-write</access>
  3775. <resetValue>0x00000000</resetValue>
  3776. <fields>
  3777. <field>
  3778. <name>GNBREQ</name>
  3779. <description>Number of Request</description>
  3780. <bitOffset>19</bitOffset>
  3781. <bitWidth>5</bitWidth>
  3782. </field>
  3783. <field>
  3784. <name>GPOL</name>
  3785. <description>Generation Polarity</description>
  3786. <bitOffset>17</bitOffset>
  3787. <bitWidth>2</bitWidth>
  3788. </field>
  3789. <field>
  3790. <name>GE</name>
  3791. <description>Generation Enable</description>
  3792. <bitOffset>16</bitOffset>
  3793. <bitWidth>1</bitWidth>
  3794. </field>
  3795. <field>
  3796. <name>OIE</name>
  3797. <description>Overrun Interrupt Enable</description>
  3798. <bitOffset>8</bitOffset>
  3799. <bitWidth>1</bitWidth>
  3800. </field>
  3801. <field>
  3802. <name>SIG_ID</name>
  3803. <description>Signal ID</description>
  3804. <bitOffset>0</bitOffset>
  3805. <bitWidth>5</bitWidth>
  3806. </field>
  3807. </fields>
  3808. </register>
  3809. <register>
  3810. <name>RG2CR</name>
  3811. <displayName>RG2CR</displayName>
  3812. <description>DMA Request Generator 2 Control Register</description>
  3813. <addressOffset>0x108</addressOffset>
  3814. <size>0x20</size>
  3815. <access>read-write</access>
  3816. <resetValue>0x00000000</resetValue>
  3817. <fields>
  3818. <field>
  3819. <name>GNBREQ</name>
  3820. <description>Number of Request</description>
  3821. <bitOffset>19</bitOffset>
  3822. <bitWidth>5</bitWidth>
  3823. </field>
  3824. <field>
  3825. <name>GPOL</name>
  3826. <description>Generation Polarity</description>
  3827. <bitOffset>17</bitOffset>
  3828. <bitWidth>2</bitWidth>
  3829. </field>
  3830. <field>
  3831. <name>GE</name>
  3832. <description>Generation Enable</description>
  3833. <bitOffset>16</bitOffset>
  3834. <bitWidth>1</bitWidth>
  3835. </field>
  3836. <field>
  3837. <name>OIE</name>
  3838. <description>Overrun Interrupt Enable</description>
  3839. <bitOffset>8</bitOffset>
  3840. <bitWidth>1</bitWidth>
  3841. </field>
  3842. <field>
  3843. <name>SIG_ID</name>
  3844. <description>Signal ID</description>
  3845. <bitOffset>0</bitOffset>
  3846. <bitWidth>5</bitWidth>
  3847. </field>
  3848. </fields>
  3849. </register>
  3850. <register>
  3851. <name>RG3CR</name>
  3852. <displayName>RG3CR</displayName>
  3853. <description>DMA Request Generator 3 Control Register</description>
  3854. <addressOffset>0x10C</addressOffset>
  3855. <size>0x20</size>
  3856. <access>read-write</access>
  3857. <resetValue>0x00000000</resetValue>
  3858. <fields>
  3859. <field>
  3860. <name>GNBREQ</name>
  3861. <description>Number of Request</description>
  3862. <bitOffset>19</bitOffset>
  3863. <bitWidth>5</bitWidth>
  3864. </field>
  3865. <field>
  3866. <name>GPOL</name>
  3867. <description>Generation Polarity</description>
  3868. <bitOffset>17</bitOffset>
  3869. <bitWidth>2</bitWidth>
  3870. </field>
  3871. <field>
  3872. <name>GE</name>
  3873. <description>Generation Enable</description>
  3874. <bitOffset>16</bitOffset>
  3875. <bitWidth>1</bitWidth>
  3876. </field>
  3877. <field>
  3878. <name>OIE</name>
  3879. <description>Overrun Interrupt Enable</description>
  3880. <bitOffset>8</bitOffset>
  3881. <bitWidth>1</bitWidth>
  3882. </field>
  3883. <field>
  3884. <name>SIG_ID</name>
  3885. <description>Signal ID</description>
  3886. <bitOffset>0</bitOffset>
  3887. <bitWidth>5</bitWidth>
  3888. </field>
  3889. </fields>
  3890. </register>
  3891. <register>
  3892. <name>RGSR</name>
  3893. <displayName>RGSR</displayName>
  3894. <description>DMA Request Generator Status Register</description>
  3895. <addressOffset>0x140</addressOffset>
  3896. <size>0x20</size>
  3897. <access>read-only</access>
  3898. <resetValue>0x00000000</resetValue>
  3899. <fields>
  3900. <field>
  3901. <name>OF0</name>
  3902. <description>Generator Overrun Flag 0</description>
  3903. <bitOffset>0</bitOffset>
  3904. <bitWidth>1</bitWidth>
  3905. </field>
  3906. <field>
  3907. <name>OF1</name>
  3908. <description>Generator Overrun Flag 1</description>
  3909. <bitOffset>1</bitOffset>
  3910. <bitWidth>1</bitWidth>
  3911. </field>
  3912. <field>
  3913. <name>OF2</name>
  3914. <description>Generator Overrun Flag 2</description>
  3915. <bitOffset>2</bitOffset>
  3916. <bitWidth>1</bitWidth>
  3917. </field>
  3918. <field>
  3919. <name>OF3</name>
  3920. <description>Generator Overrun Flag 3</description>
  3921. <bitOffset>3</bitOffset>
  3922. <bitWidth>1</bitWidth>
  3923. </field>
  3924. </fields>
  3925. </register>
  3926. <register>
  3927. <name>RGCFR</name>
  3928. <displayName>RGCFR</displayName>
  3929. <description>DMA Request Generator Clear Flag Register</description>
  3930. <addressOffset>0x144</addressOffset>
  3931. <size>0x20</size>
  3932. <access>write-only</access>
  3933. <resetValue>0x00000000</resetValue>
  3934. <fields>
  3935. <field>
  3936. <name>COF0</name>
  3937. <description>Clear trigger Overrun Flag 0</description>
  3938. <bitOffset>0</bitOffset>
  3939. <bitWidth>1</bitWidth>
  3940. </field>
  3941. <field>
  3942. <name>COF1</name>
  3943. <description>Clear trigger Overrun Flag 1</description>
  3944. <bitOffset>1</bitOffset>
  3945. <bitWidth>1</bitWidth>
  3946. </field>
  3947. <field>
  3948. <name>COF2</name>
  3949. <description>Clear trigger Overrun Flag 2</description>
  3950. <bitOffset>2</bitOffset>
  3951. <bitWidth>1</bitWidth>
  3952. </field>
  3953. <field>
  3954. <name>COF3</name>
  3955. <description>Clear trigger Overrun Flag 3</description>
  3956. <bitOffset>3</bitOffset>
  3957. <bitWidth>1</bitWidth>
  3958. </field>
  3959. </fields>
  3960. </register>
  3961. </registers>
  3962. </peripheral>
  3963. <peripheral>
  3964. <name>CRC</name>
  3965. <description>Cyclic redundancy check calculation unit</description>
  3966. <groupName>CRC</groupName>
  3967. <baseAddress>0x40023000</baseAddress>
  3968. <addressBlock>
  3969. <offset>0x0</offset>
  3970. <size>0x400</size>
  3971. <usage>registers</usage>
  3972. </addressBlock>
  3973. <registers>
  3974. <register>
  3975. <name>DR</name>
  3976. <displayName>DR</displayName>
  3977. <description>Data register</description>
  3978. <addressOffset>0x0</addressOffset>
  3979. <size>0x20</size>
  3980. <access>read-write</access>
  3981. <resetValue>0xFFFFFFFF</resetValue>
  3982. <fields>
  3983. <field>
  3984. <name>DR</name>
  3985. <description>Data register bits</description>
  3986. <bitOffset>0</bitOffset>
  3987. <bitWidth>32</bitWidth>
  3988. </field>
  3989. </fields>
  3990. </register>
  3991. <register>
  3992. <name>IDR</name>
  3993. <displayName>IDR</displayName>
  3994. <description>Independent data register</description>
  3995. <addressOffset>0x4</addressOffset>
  3996. <size>0x20</size>
  3997. <access>read-write</access>
  3998. <resetValue>0x00000000</resetValue>
  3999. <fields>
  4000. <field>
  4001. <name>IDR</name>
  4002. <description>General-purpose 32-bit data register bits</description>
  4003. <bitOffset>0</bitOffset>
  4004. <bitWidth>32</bitWidth>
  4005. </field>
  4006. </fields>
  4007. </register>
  4008. <register>
  4009. <name>CR</name>
  4010. <displayName>CR</displayName>
  4011. <description>Control register</description>
  4012. <addressOffset>0x8</addressOffset>
  4013. <size>0x20</size>
  4014. <access>read-write</access>
  4015. <resetValue>0x00000000</resetValue>
  4016. <fields>
  4017. <field>
  4018. <name>REV_OUT</name>
  4019. <description>Reverse output data</description>
  4020. <bitOffset>7</bitOffset>
  4021. <bitWidth>1</bitWidth>
  4022. </field>
  4023. <field>
  4024. <name>REV_IN</name>
  4025. <description>Reverse input data</description>
  4026. <bitOffset>5</bitOffset>
  4027. <bitWidth>2</bitWidth>
  4028. </field>
  4029. <field>
  4030. <name>POLYSIZE</name>
  4031. <description>Polynomial size</description>
  4032. <bitOffset>3</bitOffset>
  4033. <bitWidth>2</bitWidth>
  4034. </field>
  4035. <field>
  4036. <name>RESET</name>
  4037. <description>RESET bit</description>
  4038. <bitOffset>0</bitOffset>
  4039. <bitWidth>1</bitWidth>
  4040. </field>
  4041. </fields>
  4042. </register>
  4043. <register>
  4044. <name>INIT</name>
  4045. <displayName>INIT</displayName>
  4046. <description>Initial CRC value</description>
  4047. <addressOffset>0x10</addressOffset>
  4048. <size>0x20</size>
  4049. <access>read-write</access>
  4050. <resetValue>0xFFFFFFFF</resetValue>
  4051. <fields>
  4052. <field>
  4053. <name>CRC_INIT</name>
  4054. <description>Programmable initial CRC value</description>
  4055. <bitOffset>0</bitOffset>
  4056. <bitWidth>32</bitWidth>
  4057. </field>
  4058. </fields>
  4059. </register>
  4060. <register>
  4061. <name>POL</name>
  4062. <displayName>POL</displayName>
  4063. <description>polynomial</description>
  4064. <addressOffset>0x14</addressOffset>
  4065. <size>0x20</size>
  4066. <access>read-write</access>
  4067. <resetValue>0x04C11DB7</resetValue>
  4068. <fields>
  4069. <field>
  4070. <name>POL</name>
  4071. <description>Programmable polynomial</description>
  4072. <bitOffset>0</bitOffset>
  4073. <bitWidth>32</bitWidth>
  4074. </field>
  4075. </fields>
  4076. </register>
  4077. </registers>
  4078. </peripheral>
  4079. <peripheral>
  4080. <name>LCD</name>
  4081. <description>Liquid crystal display controller</description>
  4082. <groupName>LCD</groupName>
  4083. <baseAddress>0x40002400</baseAddress>
  4084. <addressBlock>
  4085. <offset>0x0</offset>
  4086. <size>0x400</size>
  4087. <usage>registers</usage>
  4088. </addressBlock>
  4089. <interrupt>
  4090. <name>LCD</name>
  4091. <description>LCD global interrupt</description>
  4092. <value>49</value>
  4093. </interrupt>
  4094. <registers>
  4095. <register>
  4096. <name>CR</name>
  4097. <displayName>CR</displayName>
  4098. <description>control register</description>
  4099. <addressOffset>0x0</addressOffset>
  4100. <size>0x20</size>
  4101. <access>read-write</access>
  4102. <resetValue>0x00000000</resetValue>
  4103. <fields>
  4104. <field>
  4105. <name>BIAS</name>
  4106. <description>Bias selector</description>
  4107. <bitOffset>5</bitOffset>
  4108. <bitWidth>2</bitWidth>
  4109. </field>
  4110. <field>
  4111. <name>DUTY</name>
  4112. <description>Duty selection</description>
  4113. <bitOffset>2</bitOffset>
  4114. <bitWidth>3</bitWidth>
  4115. </field>
  4116. <field>
  4117. <name>VSEL</name>
  4118. <description>Voltage source selection</description>
  4119. <bitOffset>1</bitOffset>
  4120. <bitWidth>1</bitWidth>
  4121. </field>
  4122. <field>
  4123. <name>LCDEN</name>
  4124. <description>LCD controller enable</description>
  4125. <bitOffset>0</bitOffset>
  4126. <bitWidth>1</bitWidth>
  4127. </field>
  4128. <field>
  4129. <name>MUX_SEG</name>
  4130. <description>Mux segment enable</description>
  4131. <bitOffset>7</bitOffset>
  4132. <bitWidth>1</bitWidth>
  4133. </field>
  4134. <field>
  4135. <name>BUFEN</name>
  4136. <description>Voltage output buffer enable</description>
  4137. <bitOffset>8</bitOffset>
  4138. <bitWidth>1</bitWidth>
  4139. </field>
  4140. </fields>
  4141. </register>
  4142. <register>
  4143. <name>FCR</name>
  4144. <displayName>FCR</displayName>
  4145. <description>frame control register</description>
  4146. <addressOffset>0x4</addressOffset>
  4147. <size>0x20</size>
  4148. <access>read-write</access>
  4149. <resetValue>0x00000000</resetValue>
  4150. <fields>
  4151. <field>
  4152. <name>PS</name>
  4153. <description>PS 16-bit prescaler</description>
  4154. <bitOffset>22</bitOffset>
  4155. <bitWidth>4</bitWidth>
  4156. </field>
  4157. <field>
  4158. <name>DIV</name>
  4159. <description>DIV clock divider</description>
  4160. <bitOffset>18</bitOffset>
  4161. <bitWidth>4</bitWidth>
  4162. </field>
  4163. <field>
  4164. <name>BLINK</name>
  4165. <description>Blink mode selection</description>
  4166. <bitOffset>16</bitOffset>
  4167. <bitWidth>2</bitWidth>
  4168. </field>
  4169. <field>
  4170. <name>BLINKF</name>
  4171. <description>Blink frequency selection</description>
  4172. <bitOffset>13</bitOffset>
  4173. <bitWidth>3</bitWidth>
  4174. </field>
  4175. <field>
  4176. <name>CC</name>
  4177. <description>Contrast control</description>
  4178. <bitOffset>10</bitOffset>
  4179. <bitWidth>3</bitWidth>
  4180. </field>
  4181. <field>
  4182. <name>DEAD</name>
  4183. <description>Dead time duration</description>
  4184. <bitOffset>7</bitOffset>
  4185. <bitWidth>3</bitWidth>
  4186. </field>
  4187. <field>
  4188. <name>PON</name>
  4189. <description>Pulse ON duration</description>
  4190. <bitOffset>4</bitOffset>
  4191. <bitWidth>3</bitWidth>
  4192. </field>
  4193. <field>
  4194. <name>UDDIE</name>
  4195. <description>Update display done interrupt enable</description>
  4196. <bitOffset>3</bitOffset>
  4197. <bitWidth>1</bitWidth>
  4198. </field>
  4199. <field>
  4200. <name>SOFIE</name>
  4201. <description>Start of frame interrupt enable</description>
  4202. <bitOffset>1</bitOffset>
  4203. <bitWidth>1</bitWidth>
  4204. </field>
  4205. <field>
  4206. <name>HD</name>
  4207. <description>High drive enable</description>
  4208. <bitOffset>0</bitOffset>
  4209. <bitWidth>1</bitWidth>
  4210. </field>
  4211. </fields>
  4212. </register>
  4213. <register>
  4214. <name>SR</name>
  4215. <displayName>SR</displayName>
  4216. <description>status register</description>
  4217. <addressOffset>0x8</addressOffset>
  4218. <size>0x20</size>
  4219. <resetValue>0x00000020</resetValue>
  4220. <fields>
  4221. <field>
  4222. <name>FCRSF</name>
  4223. <description>LCD Frame Control Register Synchronization flag</description>
  4224. <bitOffset>5</bitOffset>
  4225. <bitWidth>1</bitWidth>
  4226. <access>read-only</access>
  4227. </field>
  4228. <field>
  4229. <name>RDY</name>
  4230. <description>Ready flag</description>
  4231. <bitOffset>4</bitOffset>
  4232. <bitWidth>1</bitWidth>
  4233. <access>read-only</access>
  4234. </field>
  4235. <field>
  4236. <name>UDD</name>
  4237. <description>Update Display Done</description>
  4238. <bitOffset>3</bitOffset>
  4239. <bitWidth>1</bitWidth>
  4240. <access>read-only</access>
  4241. </field>
  4242. <field>
  4243. <name>UDR</name>
  4244. <description>Update display request</description>
  4245. <bitOffset>2</bitOffset>
  4246. <bitWidth>1</bitWidth>
  4247. <access>read-write</access>
  4248. </field>
  4249. <field>
  4250. <name>SOF</name>
  4251. <description>Start of frame flag</description>
  4252. <bitOffset>1</bitOffset>
  4253. <bitWidth>1</bitWidth>
  4254. <access>read-only</access>
  4255. </field>
  4256. <field>
  4257. <name>ENS</name>
  4258. <description>ENS</description>
  4259. <bitOffset>0</bitOffset>
  4260. <bitWidth>1</bitWidth>
  4261. <access>read-only</access>
  4262. </field>
  4263. </fields>
  4264. </register>
  4265. <register>
  4266. <name>CLR</name>
  4267. <displayName>CLR</displayName>
  4268. <description>clear register</description>
  4269. <addressOffset>0xC</addressOffset>
  4270. <size>0x20</size>
  4271. <access>write-only</access>
  4272. <resetValue>0x00000000</resetValue>
  4273. <fields>
  4274. <field>
  4275. <name>UDDC</name>
  4276. <description>Update display done clear</description>
  4277. <bitOffset>3</bitOffset>
  4278. <bitWidth>1</bitWidth>
  4279. </field>
  4280. <field>
  4281. <name>SOFC</name>
  4282. <description>Start of frame flag clear</description>
  4283. <bitOffset>1</bitOffset>
  4284. <bitWidth>1</bitWidth>
  4285. </field>
  4286. </fields>
  4287. </register>
  4288. <register>
  4289. <name>RAM_COM0</name>
  4290. <displayName>RAM_COM0</displayName>
  4291. <description>display memory</description>
  4292. <addressOffset>0x14</addressOffset>
  4293. <size>0x20</size>
  4294. <access>read-write</access>
  4295. <resetValue>0x00000000</resetValue>
  4296. <fields>
  4297. <field>
  4298. <name>S31</name>
  4299. <description>S31</description>
  4300. <bitOffset>31</bitOffset>
  4301. <bitWidth>1</bitWidth>
  4302. </field>
  4303. <field>
  4304. <name>S30</name>
  4305. <description>S30</description>
  4306. <bitOffset>30</bitOffset>
  4307. <bitWidth>1</bitWidth>
  4308. </field>
  4309. <field>
  4310. <name>S29</name>
  4311. <description>S29</description>
  4312. <bitOffset>29</bitOffset>
  4313. <bitWidth>1</bitWidth>
  4314. </field>
  4315. <field>
  4316. <name>S28</name>
  4317. <description>S28</description>
  4318. <bitOffset>28</bitOffset>
  4319. <bitWidth>1</bitWidth>
  4320. </field>
  4321. <field>
  4322. <name>S27</name>
  4323. <description>S27</description>
  4324. <bitOffset>27</bitOffset>
  4325. <bitWidth>1</bitWidth>
  4326. </field>
  4327. <field>
  4328. <name>S26</name>
  4329. <description>S26</description>
  4330. <bitOffset>26</bitOffset>
  4331. <bitWidth>1</bitWidth>
  4332. </field>
  4333. <field>
  4334. <name>S25</name>
  4335. <description>S25</description>
  4336. <bitOffset>25</bitOffset>
  4337. <bitWidth>1</bitWidth>
  4338. </field>
  4339. <field>
  4340. <name>S24</name>
  4341. <description>S24</description>
  4342. <bitOffset>24</bitOffset>
  4343. <bitWidth>1</bitWidth>
  4344. </field>
  4345. <field>
  4346. <name>S23</name>
  4347. <description>S23</description>
  4348. <bitOffset>23</bitOffset>
  4349. <bitWidth>1</bitWidth>
  4350. </field>
  4351. <field>
  4352. <name>S22</name>
  4353. <description>S22</description>
  4354. <bitOffset>22</bitOffset>
  4355. <bitWidth>1</bitWidth>
  4356. </field>
  4357. <field>
  4358. <name>S21</name>
  4359. <description>S21</description>
  4360. <bitOffset>21</bitOffset>
  4361. <bitWidth>1</bitWidth>
  4362. </field>
  4363. <field>
  4364. <name>S20</name>
  4365. <description>S20</description>
  4366. <bitOffset>20</bitOffset>
  4367. <bitWidth>1</bitWidth>
  4368. </field>
  4369. <field>
  4370. <name>S19</name>
  4371. <description>S19</description>
  4372. <bitOffset>19</bitOffset>
  4373. <bitWidth>1</bitWidth>
  4374. </field>
  4375. <field>
  4376. <name>S18</name>
  4377. <description>S18</description>
  4378. <bitOffset>18</bitOffset>
  4379. <bitWidth>1</bitWidth>
  4380. </field>
  4381. <field>
  4382. <name>S17</name>
  4383. <description>S17</description>
  4384. <bitOffset>17</bitOffset>
  4385. <bitWidth>1</bitWidth>
  4386. </field>
  4387. <field>
  4388. <name>S16</name>
  4389. <description>S16</description>
  4390. <bitOffset>16</bitOffset>
  4391. <bitWidth>1</bitWidth>
  4392. </field>
  4393. <field>
  4394. <name>S15</name>
  4395. <description>S15</description>
  4396. <bitOffset>15</bitOffset>
  4397. <bitWidth>1</bitWidth>
  4398. </field>
  4399. <field>
  4400. <name>S14</name>
  4401. <description>S14</description>
  4402. <bitOffset>14</bitOffset>
  4403. <bitWidth>1</bitWidth>
  4404. </field>
  4405. <field>
  4406. <name>S13</name>
  4407. <description>S13</description>
  4408. <bitOffset>13</bitOffset>
  4409. <bitWidth>1</bitWidth>
  4410. </field>
  4411. <field>
  4412. <name>S12</name>
  4413. <description>S12</description>
  4414. <bitOffset>12</bitOffset>
  4415. <bitWidth>1</bitWidth>
  4416. </field>
  4417. <field>
  4418. <name>S11</name>
  4419. <description>S11</description>
  4420. <bitOffset>11</bitOffset>
  4421. <bitWidth>1</bitWidth>
  4422. </field>
  4423. <field>
  4424. <name>S10</name>
  4425. <description>S10</description>
  4426. <bitOffset>10</bitOffset>
  4427. <bitWidth>1</bitWidth>
  4428. </field>
  4429. <field>
  4430. <name>S09</name>
  4431. <description>S09</description>
  4432. <bitOffset>9</bitOffset>
  4433. <bitWidth>1</bitWidth>
  4434. </field>
  4435. <field>
  4436. <name>S08</name>
  4437. <description>S08</description>
  4438. <bitOffset>8</bitOffset>
  4439. <bitWidth>1</bitWidth>
  4440. </field>
  4441. <field>
  4442. <name>S07</name>
  4443. <description>S07</description>
  4444. <bitOffset>7</bitOffset>
  4445. <bitWidth>1</bitWidth>
  4446. </field>
  4447. <field>
  4448. <name>S06</name>
  4449. <description>S06</description>
  4450. <bitOffset>6</bitOffset>
  4451. <bitWidth>1</bitWidth>
  4452. </field>
  4453. <field>
  4454. <name>S05</name>
  4455. <description>S05</description>
  4456. <bitOffset>5</bitOffset>
  4457. <bitWidth>1</bitWidth>
  4458. </field>
  4459. <field>
  4460. <name>S04</name>
  4461. <description>S04</description>
  4462. <bitOffset>4</bitOffset>
  4463. <bitWidth>1</bitWidth>
  4464. </field>
  4465. <field>
  4466. <name>S03</name>
  4467. <description>S03</description>
  4468. <bitOffset>3</bitOffset>
  4469. <bitWidth>1</bitWidth>
  4470. </field>
  4471. <field>
  4472. <name>S02</name>
  4473. <description>S02</description>
  4474. <bitOffset>2</bitOffset>
  4475. <bitWidth>1</bitWidth>
  4476. </field>
  4477. <field>
  4478. <name>S01</name>
  4479. <description>S01</description>
  4480. <bitOffset>1</bitOffset>
  4481. <bitWidth>1</bitWidth>
  4482. </field>
  4483. <field>
  4484. <name>S00</name>
  4485. <description>S00</description>
  4486. <bitOffset>0</bitOffset>
  4487. <bitWidth>1</bitWidth>
  4488. </field>
  4489. </fields>
  4490. </register>
  4491. <register>
  4492. <name>RAM_COM1</name>
  4493. <displayName>RAM_COM1</displayName>
  4494. <description>display memory</description>
  4495. <addressOffset>0x1C</addressOffset>
  4496. <size>0x20</size>
  4497. <access>read-write</access>
  4498. <resetValue>0x00000000</resetValue>
  4499. <fields>
  4500. <field>
  4501. <name>S31</name>
  4502. <description>S31</description>
  4503. <bitOffset>31</bitOffset>
  4504. <bitWidth>1</bitWidth>
  4505. </field>
  4506. <field>
  4507. <name>S30</name>
  4508. <description>S30</description>
  4509. <bitOffset>30</bitOffset>
  4510. <bitWidth>1</bitWidth>
  4511. </field>
  4512. <field>
  4513. <name>S29</name>
  4514. <description>S29</description>
  4515. <bitOffset>29</bitOffset>
  4516. <bitWidth>1</bitWidth>
  4517. </field>
  4518. <field>
  4519. <name>S28</name>
  4520. <description>S28</description>
  4521. <bitOffset>28</bitOffset>
  4522. <bitWidth>1</bitWidth>
  4523. </field>
  4524. <field>
  4525. <name>S27</name>
  4526. <description>S27</description>
  4527. <bitOffset>27</bitOffset>
  4528. <bitWidth>1</bitWidth>
  4529. </field>
  4530. <field>
  4531. <name>S26</name>
  4532. <description>S26</description>
  4533. <bitOffset>26</bitOffset>
  4534. <bitWidth>1</bitWidth>
  4535. </field>
  4536. <field>
  4537. <name>S25</name>
  4538. <description>S25</description>
  4539. <bitOffset>25</bitOffset>
  4540. <bitWidth>1</bitWidth>
  4541. </field>
  4542. <field>
  4543. <name>S24</name>
  4544. <description>S24</description>
  4545. <bitOffset>24</bitOffset>
  4546. <bitWidth>1</bitWidth>
  4547. </field>
  4548. <field>
  4549. <name>S23</name>
  4550. <description>S23</description>
  4551. <bitOffset>23</bitOffset>
  4552. <bitWidth>1</bitWidth>
  4553. </field>
  4554. <field>
  4555. <name>S22</name>
  4556. <description>S22</description>
  4557. <bitOffset>22</bitOffset>
  4558. <bitWidth>1</bitWidth>
  4559. </field>
  4560. <field>
  4561. <name>S21</name>
  4562. <description>S21</description>
  4563. <bitOffset>21</bitOffset>
  4564. <bitWidth>1</bitWidth>
  4565. </field>
  4566. <field>
  4567. <name>S20</name>
  4568. <description>S20</description>
  4569. <bitOffset>20</bitOffset>
  4570. <bitWidth>1</bitWidth>
  4571. </field>
  4572. <field>
  4573. <name>S19</name>
  4574. <description>S19</description>
  4575. <bitOffset>19</bitOffset>
  4576. <bitWidth>1</bitWidth>
  4577. </field>
  4578. <field>
  4579. <name>S18</name>
  4580. <description>S18</description>
  4581. <bitOffset>18</bitOffset>
  4582. <bitWidth>1</bitWidth>
  4583. </field>
  4584. <field>
  4585. <name>S17</name>
  4586. <description>S17</description>
  4587. <bitOffset>17</bitOffset>
  4588. <bitWidth>1</bitWidth>
  4589. </field>
  4590. <field>
  4591. <name>S16</name>
  4592. <description>S16</description>
  4593. <bitOffset>16</bitOffset>
  4594. <bitWidth>1</bitWidth>
  4595. </field>
  4596. <field>
  4597. <name>S15</name>
  4598. <description>S15</description>
  4599. <bitOffset>15</bitOffset>
  4600. <bitWidth>1</bitWidth>
  4601. </field>
  4602. <field>
  4603. <name>S14</name>
  4604. <description>S14</description>
  4605. <bitOffset>14</bitOffset>
  4606. <bitWidth>1</bitWidth>
  4607. </field>
  4608. <field>
  4609. <name>S13</name>
  4610. <description>S13</description>
  4611. <bitOffset>13</bitOffset>
  4612. <bitWidth>1</bitWidth>
  4613. </field>
  4614. <field>
  4615. <name>S12</name>
  4616. <description>S12</description>
  4617. <bitOffset>12</bitOffset>
  4618. <bitWidth>1</bitWidth>
  4619. </field>
  4620. <field>
  4621. <name>S11</name>
  4622. <description>S11</description>
  4623. <bitOffset>11</bitOffset>
  4624. <bitWidth>1</bitWidth>
  4625. </field>
  4626. <field>
  4627. <name>S10</name>
  4628. <description>S10</description>
  4629. <bitOffset>10</bitOffset>
  4630. <bitWidth>1</bitWidth>
  4631. </field>
  4632. <field>
  4633. <name>S09</name>
  4634. <description>S09</description>
  4635. <bitOffset>9</bitOffset>
  4636. <bitWidth>1</bitWidth>
  4637. </field>
  4638. <field>
  4639. <name>S08</name>
  4640. <description>S08</description>
  4641. <bitOffset>8</bitOffset>
  4642. <bitWidth>1</bitWidth>
  4643. </field>
  4644. <field>
  4645. <name>S07</name>
  4646. <description>S07</description>
  4647. <bitOffset>7</bitOffset>
  4648. <bitWidth>1</bitWidth>
  4649. </field>
  4650. <field>
  4651. <name>S06</name>
  4652. <description>S06</description>
  4653. <bitOffset>6</bitOffset>
  4654. <bitWidth>1</bitWidth>
  4655. </field>
  4656. <field>
  4657. <name>S05</name>
  4658. <description>S05</description>
  4659. <bitOffset>5</bitOffset>
  4660. <bitWidth>1</bitWidth>
  4661. </field>
  4662. <field>
  4663. <name>S04</name>
  4664. <description>S04</description>
  4665. <bitOffset>4</bitOffset>
  4666. <bitWidth>1</bitWidth>
  4667. </field>
  4668. <field>
  4669. <name>S03</name>
  4670. <description>S03</description>
  4671. <bitOffset>3</bitOffset>
  4672. <bitWidth>1</bitWidth>
  4673. </field>
  4674. <field>
  4675. <name>S02</name>
  4676. <description>S02</description>
  4677. <bitOffset>2</bitOffset>
  4678. <bitWidth>1</bitWidth>
  4679. </field>
  4680. <field>
  4681. <name>S01</name>
  4682. <description>S01</description>
  4683. <bitOffset>1</bitOffset>
  4684. <bitWidth>1</bitWidth>
  4685. </field>
  4686. <field>
  4687. <name>S00</name>
  4688. <description>S00</description>
  4689. <bitOffset>0</bitOffset>
  4690. <bitWidth>1</bitWidth>
  4691. </field>
  4692. </fields>
  4693. </register>
  4694. <register>
  4695. <name>RAM_COM2</name>
  4696. <displayName>RAM_COM2</displayName>
  4697. <description>display memory</description>
  4698. <addressOffset>0x24</addressOffset>
  4699. <size>0x20</size>
  4700. <access>read-write</access>
  4701. <resetValue>0x00000000</resetValue>
  4702. <fields>
  4703. <field>
  4704. <name>S31</name>
  4705. <description>S31</description>
  4706. <bitOffset>31</bitOffset>
  4707. <bitWidth>1</bitWidth>
  4708. </field>
  4709. <field>
  4710. <name>S30</name>
  4711. <description>S30</description>
  4712. <bitOffset>30</bitOffset>
  4713. <bitWidth>1</bitWidth>
  4714. </field>
  4715. <field>
  4716. <name>S29</name>
  4717. <description>S29</description>
  4718. <bitOffset>29</bitOffset>
  4719. <bitWidth>1</bitWidth>
  4720. </field>
  4721. <field>
  4722. <name>S28</name>
  4723. <description>S28</description>
  4724. <bitOffset>28</bitOffset>
  4725. <bitWidth>1</bitWidth>
  4726. </field>
  4727. <field>
  4728. <name>S27</name>
  4729. <description>S27</description>
  4730. <bitOffset>27</bitOffset>
  4731. <bitWidth>1</bitWidth>
  4732. </field>
  4733. <field>
  4734. <name>S26</name>
  4735. <description>S26</description>
  4736. <bitOffset>26</bitOffset>
  4737. <bitWidth>1</bitWidth>
  4738. </field>
  4739. <field>
  4740. <name>S25</name>
  4741. <description>S25</description>
  4742. <bitOffset>25</bitOffset>
  4743. <bitWidth>1</bitWidth>
  4744. </field>
  4745. <field>
  4746. <name>S24</name>
  4747. <description>S24</description>
  4748. <bitOffset>24</bitOffset>
  4749. <bitWidth>1</bitWidth>
  4750. </field>
  4751. <field>
  4752. <name>S23</name>
  4753. <description>S23</description>
  4754. <bitOffset>23</bitOffset>
  4755. <bitWidth>1</bitWidth>
  4756. </field>
  4757. <field>
  4758. <name>S22</name>
  4759. <description>S22</description>
  4760. <bitOffset>22</bitOffset>
  4761. <bitWidth>1</bitWidth>
  4762. </field>
  4763. <field>
  4764. <name>S21</name>
  4765. <description>S21</description>
  4766. <bitOffset>21</bitOffset>
  4767. <bitWidth>1</bitWidth>
  4768. </field>
  4769. <field>
  4770. <name>S20</name>
  4771. <description>S20</description>
  4772. <bitOffset>20</bitOffset>
  4773. <bitWidth>1</bitWidth>
  4774. </field>
  4775. <field>
  4776. <name>S19</name>
  4777. <description>S19</description>
  4778. <bitOffset>19</bitOffset>
  4779. <bitWidth>1</bitWidth>
  4780. </field>
  4781. <field>
  4782. <name>S18</name>
  4783. <description>S18</description>
  4784. <bitOffset>18</bitOffset>
  4785. <bitWidth>1</bitWidth>
  4786. </field>
  4787. <field>
  4788. <name>S17</name>
  4789. <description>S17</description>
  4790. <bitOffset>17</bitOffset>
  4791. <bitWidth>1</bitWidth>
  4792. </field>
  4793. <field>
  4794. <name>S16</name>
  4795. <description>S16</description>
  4796. <bitOffset>16</bitOffset>
  4797. <bitWidth>1</bitWidth>
  4798. </field>
  4799. <field>
  4800. <name>S15</name>
  4801. <description>S15</description>
  4802. <bitOffset>15</bitOffset>
  4803. <bitWidth>1</bitWidth>
  4804. </field>
  4805. <field>
  4806. <name>S14</name>
  4807. <description>S14</description>
  4808. <bitOffset>14</bitOffset>
  4809. <bitWidth>1</bitWidth>
  4810. </field>
  4811. <field>
  4812. <name>S13</name>
  4813. <description>S13</description>
  4814. <bitOffset>13</bitOffset>
  4815. <bitWidth>1</bitWidth>
  4816. </field>
  4817. <field>
  4818. <name>S12</name>
  4819. <description>S12</description>
  4820. <bitOffset>12</bitOffset>
  4821. <bitWidth>1</bitWidth>
  4822. </field>
  4823. <field>
  4824. <name>S11</name>
  4825. <description>S11</description>
  4826. <bitOffset>11</bitOffset>
  4827. <bitWidth>1</bitWidth>
  4828. </field>
  4829. <field>
  4830. <name>S10</name>
  4831. <description>S10</description>
  4832. <bitOffset>10</bitOffset>
  4833. <bitWidth>1</bitWidth>
  4834. </field>
  4835. <field>
  4836. <name>S09</name>
  4837. <description>S09</description>
  4838. <bitOffset>9</bitOffset>
  4839. <bitWidth>1</bitWidth>
  4840. </field>
  4841. <field>
  4842. <name>S08</name>
  4843. <description>S08</description>
  4844. <bitOffset>8</bitOffset>
  4845. <bitWidth>1</bitWidth>
  4846. </field>
  4847. <field>
  4848. <name>S07</name>
  4849. <description>S07</description>
  4850. <bitOffset>7</bitOffset>
  4851. <bitWidth>1</bitWidth>
  4852. </field>
  4853. <field>
  4854. <name>S06</name>
  4855. <description>S06</description>
  4856. <bitOffset>6</bitOffset>
  4857. <bitWidth>1</bitWidth>
  4858. </field>
  4859. <field>
  4860. <name>S05</name>
  4861. <description>S05</description>
  4862. <bitOffset>5</bitOffset>
  4863. <bitWidth>1</bitWidth>
  4864. </field>
  4865. <field>
  4866. <name>S04</name>
  4867. <description>S04</description>
  4868. <bitOffset>4</bitOffset>
  4869. <bitWidth>1</bitWidth>
  4870. </field>
  4871. <field>
  4872. <name>S03</name>
  4873. <description>S03</description>
  4874. <bitOffset>3</bitOffset>
  4875. <bitWidth>1</bitWidth>
  4876. </field>
  4877. <field>
  4878. <name>S02</name>
  4879. <description>S02</description>
  4880. <bitOffset>2</bitOffset>
  4881. <bitWidth>1</bitWidth>
  4882. </field>
  4883. <field>
  4884. <name>S01</name>
  4885. <description>S01</description>
  4886. <bitOffset>1</bitOffset>
  4887. <bitWidth>1</bitWidth>
  4888. </field>
  4889. <field>
  4890. <name>S00</name>
  4891. <description>S00</description>
  4892. <bitOffset>0</bitOffset>
  4893. <bitWidth>1</bitWidth>
  4894. </field>
  4895. </fields>
  4896. </register>
  4897. <register>
  4898. <name>RAM_COM3</name>
  4899. <displayName>RAM_COM3</displayName>
  4900. <description>display memory</description>
  4901. <addressOffset>0x2C</addressOffset>
  4902. <size>0x20</size>
  4903. <access>read-write</access>
  4904. <resetValue>0x00000000</resetValue>
  4905. <fields>
  4906. <field>
  4907. <name>S31</name>
  4908. <description>S31</description>
  4909. <bitOffset>31</bitOffset>
  4910. <bitWidth>1</bitWidth>
  4911. </field>
  4912. <field>
  4913. <name>S30</name>
  4914. <description>S30</description>
  4915. <bitOffset>30</bitOffset>
  4916. <bitWidth>1</bitWidth>
  4917. </field>
  4918. <field>
  4919. <name>S29</name>
  4920. <description>S29</description>
  4921. <bitOffset>29</bitOffset>
  4922. <bitWidth>1</bitWidth>
  4923. </field>
  4924. <field>
  4925. <name>S28</name>
  4926. <description>S28</description>
  4927. <bitOffset>28</bitOffset>
  4928. <bitWidth>1</bitWidth>
  4929. </field>
  4930. <field>
  4931. <name>S27</name>
  4932. <description>S27</description>
  4933. <bitOffset>27</bitOffset>
  4934. <bitWidth>1</bitWidth>
  4935. </field>
  4936. <field>
  4937. <name>S26</name>
  4938. <description>S26</description>
  4939. <bitOffset>26</bitOffset>
  4940. <bitWidth>1</bitWidth>
  4941. </field>
  4942. <field>
  4943. <name>S25</name>
  4944. <description>S25</description>
  4945. <bitOffset>25</bitOffset>
  4946. <bitWidth>1</bitWidth>
  4947. </field>
  4948. <field>
  4949. <name>S24</name>
  4950. <description>S24</description>
  4951. <bitOffset>24</bitOffset>
  4952. <bitWidth>1</bitWidth>
  4953. </field>
  4954. <field>
  4955. <name>S23</name>
  4956. <description>S23</description>
  4957. <bitOffset>23</bitOffset>
  4958. <bitWidth>1</bitWidth>
  4959. </field>
  4960. <field>
  4961. <name>S22</name>
  4962. <description>S22</description>
  4963. <bitOffset>22</bitOffset>
  4964. <bitWidth>1</bitWidth>
  4965. </field>
  4966. <field>
  4967. <name>S21</name>
  4968. <description>S21</description>
  4969. <bitOffset>21</bitOffset>
  4970. <bitWidth>1</bitWidth>
  4971. </field>
  4972. <field>
  4973. <name>S20</name>
  4974. <description>S20</description>
  4975. <bitOffset>20</bitOffset>
  4976. <bitWidth>1</bitWidth>
  4977. </field>
  4978. <field>
  4979. <name>S19</name>
  4980. <description>S19</description>
  4981. <bitOffset>19</bitOffset>
  4982. <bitWidth>1</bitWidth>
  4983. </field>
  4984. <field>
  4985. <name>S18</name>
  4986. <description>S18</description>
  4987. <bitOffset>18</bitOffset>
  4988. <bitWidth>1</bitWidth>
  4989. </field>
  4990. <field>
  4991. <name>S17</name>
  4992. <description>S17</description>
  4993. <bitOffset>17</bitOffset>
  4994. <bitWidth>1</bitWidth>
  4995. </field>
  4996. <field>
  4997. <name>S16</name>
  4998. <description>S16</description>
  4999. <bitOffset>16</bitOffset>
  5000. <bitWidth>1</bitWidth>
  5001. </field>
  5002. <field>
  5003. <name>S15</name>
  5004. <description>S15</description>
  5005. <bitOffset>15</bitOffset>
  5006. <bitWidth>1</bitWidth>
  5007. </field>
  5008. <field>
  5009. <name>S14</name>
  5010. <description>S14</description>
  5011. <bitOffset>14</bitOffset>
  5012. <bitWidth>1</bitWidth>
  5013. </field>
  5014. <field>
  5015. <name>S13</name>
  5016. <description>S13</description>
  5017. <bitOffset>13</bitOffset>
  5018. <bitWidth>1</bitWidth>
  5019. </field>
  5020. <field>
  5021. <name>S12</name>
  5022. <description>S12</description>
  5023. <bitOffset>12</bitOffset>
  5024. <bitWidth>1</bitWidth>
  5025. </field>
  5026. <field>
  5027. <name>S11</name>
  5028. <description>S11</description>
  5029. <bitOffset>11</bitOffset>
  5030. <bitWidth>1</bitWidth>
  5031. </field>
  5032. <field>
  5033. <name>S10</name>
  5034. <description>S10</description>
  5035. <bitOffset>10</bitOffset>
  5036. <bitWidth>1</bitWidth>
  5037. </field>
  5038. <field>
  5039. <name>S09</name>
  5040. <description>S09</description>
  5041. <bitOffset>9</bitOffset>
  5042. <bitWidth>1</bitWidth>
  5043. </field>
  5044. <field>
  5045. <name>S08</name>
  5046. <description>S08</description>
  5047. <bitOffset>8</bitOffset>
  5048. <bitWidth>1</bitWidth>
  5049. </field>
  5050. <field>
  5051. <name>S07</name>
  5052. <description>S07</description>
  5053. <bitOffset>7</bitOffset>
  5054. <bitWidth>1</bitWidth>
  5055. </field>
  5056. <field>
  5057. <name>S06</name>
  5058. <description>S06</description>
  5059. <bitOffset>6</bitOffset>
  5060. <bitWidth>1</bitWidth>
  5061. </field>
  5062. <field>
  5063. <name>S05</name>
  5064. <description>S05</description>
  5065. <bitOffset>5</bitOffset>
  5066. <bitWidth>1</bitWidth>
  5067. </field>
  5068. <field>
  5069. <name>S04</name>
  5070. <description>S04</description>
  5071. <bitOffset>4</bitOffset>
  5072. <bitWidth>1</bitWidth>
  5073. </field>
  5074. <field>
  5075. <name>S03</name>
  5076. <description>S03</description>
  5077. <bitOffset>3</bitOffset>
  5078. <bitWidth>1</bitWidth>
  5079. </field>
  5080. <field>
  5081. <name>S02</name>
  5082. <description>S02</description>
  5083. <bitOffset>2</bitOffset>
  5084. <bitWidth>1</bitWidth>
  5085. </field>
  5086. <field>
  5087. <name>S01</name>
  5088. <description>S01</description>
  5089. <bitOffset>1</bitOffset>
  5090. <bitWidth>1</bitWidth>
  5091. </field>
  5092. <field>
  5093. <name>S00</name>
  5094. <description>S00</description>
  5095. <bitOffset>0</bitOffset>
  5096. <bitWidth>1</bitWidth>
  5097. </field>
  5098. </fields>
  5099. </register>
  5100. <register>
  5101. <name>RAM_COM4</name>
  5102. <displayName>RAM_COM4</displayName>
  5103. <description>display memory</description>
  5104. <addressOffset>0x34</addressOffset>
  5105. <size>0x20</size>
  5106. <access>read-write</access>
  5107. <resetValue>0x00000000</resetValue>
  5108. <fields>
  5109. <field>
  5110. <name>S31</name>
  5111. <description>S31</description>
  5112. <bitOffset>31</bitOffset>
  5113. <bitWidth>1</bitWidth>
  5114. </field>
  5115. <field>
  5116. <name>S30</name>
  5117. <description>S30</description>
  5118. <bitOffset>30</bitOffset>
  5119. <bitWidth>1</bitWidth>
  5120. </field>
  5121. <field>
  5122. <name>S29</name>
  5123. <description>S29</description>
  5124. <bitOffset>29</bitOffset>
  5125. <bitWidth>1</bitWidth>
  5126. </field>
  5127. <field>
  5128. <name>S28</name>
  5129. <description>S28</description>
  5130. <bitOffset>28</bitOffset>
  5131. <bitWidth>1</bitWidth>
  5132. </field>
  5133. <field>
  5134. <name>S27</name>
  5135. <description>S27</description>
  5136. <bitOffset>27</bitOffset>
  5137. <bitWidth>1</bitWidth>
  5138. </field>
  5139. <field>
  5140. <name>S26</name>
  5141. <description>S26</description>
  5142. <bitOffset>26</bitOffset>
  5143. <bitWidth>1</bitWidth>
  5144. </field>
  5145. <field>
  5146. <name>S25</name>
  5147. <description>S25</description>
  5148. <bitOffset>25</bitOffset>
  5149. <bitWidth>1</bitWidth>
  5150. </field>
  5151. <field>
  5152. <name>S24</name>
  5153. <description>S24</description>
  5154. <bitOffset>24</bitOffset>
  5155. <bitWidth>1</bitWidth>
  5156. </field>
  5157. <field>
  5158. <name>S23</name>
  5159. <description>S23</description>
  5160. <bitOffset>23</bitOffset>
  5161. <bitWidth>1</bitWidth>
  5162. </field>
  5163. <field>
  5164. <name>S22</name>
  5165. <description>S22</description>
  5166. <bitOffset>22</bitOffset>
  5167. <bitWidth>1</bitWidth>
  5168. </field>
  5169. <field>
  5170. <name>S21</name>
  5171. <description>S21</description>
  5172. <bitOffset>21</bitOffset>
  5173. <bitWidth>1</bitWidth>
  5174. </field>
  5175. <field>
  5176. <name>S20</name>
  5177. <description>S20</description>
  5178. <bitOffset>20</bitOffset>
  5179. <bitWidth>1</bitWidth>
  5180. </field>
  5181. <field>
  5182. <name>S19</name>
  5183. <description>S19</description>
  5184. <bitOffset>19</bitOffset>
  5185. <bitWidth>1</bitWidth>
  5186. </field>
  5187. <field>
  5188. <name>S18</name>
  5189. <description>S18</description>
  5190. <bitOffset>18</bitOffset>
  5191. <bitWidth>1</bitWidth>
  5192. </field>
  5193. <field>
  5194. <name>S17</name>
  5195. <description>S17</description>
  5196. <bitOffset>17</bitOffset>
  5197. <bitWidth>1</bitWidth>
  5198. </field>
  5199. <field>
  5200. <name>S16</name>
  5201. <description>S16</description>
  5202. <bitOffset>16</bitOffset>
  5203. <bitWidth>1</bitWidth>
  5204. </field>
  5205. <field>
  5206. <name>S15</name>
  5207. <description>S15</description>
  5208. <bitOffset>15</bitOffset>
  5209. <bitWidth>1</bitWidth>
  5210. </field>
  5211. <field>
  5212. <name>S14</name>
  5213. <description>S14</description>
  5214. <bitOffset>14</bitOffset>
  5215. <bitWidth>1</bitWidth>
  5216. </field>
  5217. <field>
  5218. <name>S13</name>
  5219. <description>S13</description>
  5220. <bitOffset>13</bitOffset>
  5221. <bitWidth>1</bitWidth>
  5222. </field>
  5223. <field>
  5224. <name>S12</name>
  5225. <description>S12</description>
  5226. <bitOffset>12</bitOffset>
  5227. <bitWidth>1</bitWidth>
  5228. </field>
  5229. <field>
  5230. <name>S11</name>
  5231. <description>S11</description>
  5232. <bitOffset>11</bitOffset>
  5233. <bitWidth>1</bitWidth>
  5234. </field>
  5235. <field>
  5236. <name>S10</name>
  5237. <description>S10</description>
  5238. <bitOffset>10</bitOffset>
  5239. <bitWidth>1</bitWidth>
  5240. </field>
  5241. <field>
  5242. <name>S09</name>
  5243. <description>S09</description>
  5244. <bitOffset>9</bitOffset>
  5245. <bitWidth>1</bitWidth>
  5246. </field>
  5247. <field>
  5248. <name>S08</name>
  5249. <description>S08</description>
  5250. <bitOffset>8</bitOffset>
  5251. <bitWidth>1</bitWidth>
  5252. </field>
  5253. <field>
  5254. <name>S07</name>
  5255. <description>S07</description>
  5256. <bitOffset>7</bitOffset>
  5257. <bitWidth>1</bitWidth>
  5258. </field>
  5259. <field>
  5260. <name>S06</name>
  5261. <description>S06</description>
  5262. <bitOffset>6</bitOffset>
  5263. <bitWidth>1</bitWidth>
  5264. </field>
  5265. <field>
  5266. <name>S05</name>
  5267. <description>S05</description>
  5268. <bitOffset>5</bitOffset>
  5269. <bitWidth>1</bitWidth>
  5270. </field>
  5271. <field>
  5272. <name>S04</name>
  5273. <description>S04</description>
  5274. <bitOffset>4</bitOffset>
  5275. <bitWidth>1</bitWidth>
  5276. </field>
  5277. <field>
  5278. <name>S03</name>
  5279. <description>S03</description>
  5280. <bitOffset>3</bitOffset>
  5281. <bitWidth>1</bitWidth>
  5282. </field>
  5283. <field>
  5284. <name>S02</name>
  5285. <description>S02</description>
  5286. <bitOffset>2</bitOffset>
  5287. <bitWidth>1</bitWidth>
  5288. </field>
  5289. <field>
  5290. <name>S01</name>
  5291. <description>S01</description>
  5292. <bitOffset>1</bitOffset>
  5293. <bitWidth>1</bitWidth>
  5294. </field>
  5295. <field>
  5296. <name>S00</name>
  5297. <description>S00</description>
  5298. <bitOffset>0</bitOffset>
  5299. <bitWidth>1</bitWidth>
  5300. </field>
  5301. </fields>
  5302. </register>
  5303. <register>
  5304. <name>RAM_COM5</name>
  5305. <displayName>RAM_COM5</displayName>
  5306. <description>display memory</description>
  5307. <addressOffset>0x3C</addressOffset>
  5308. <size>0x20</size>
  5309. <access>read-write</access>
  5310. <resetValue>0x00000000</resetValue>
  5311. <fields>
  5312. <field>
  5313. <name>S31</name>
  5314. <description>S31</description>
  5315. <bitOffset>31</bitOffset>
  5316. <bitWidth>1</bitWidth>
  5317. </field>
  5318. <field>
  5319. <name>S30</name>
  5320. <description>S30</description>
  5321. <bitOffset>30</bitOffset>
  5322. <bitWidth>1</bitWidth>
  5323. </field>
  5324. <field>
  5325. <name>S29</name>
  5326. <description>S29</description>
  5327. <bitOffset>29</bitOffset>
  5328. <bitWidth>1</bitWidth>
  5329. </field>
  5330. <field>
  5331. <name>S28</name>
  5332. <description>S28</description>
  5333. <bitOffset>28</bitOffset>
  5334. <bitWidth>1</bitWidth>
  5335. </field>
  5336. <field>
  5337. <name>S27</name>
  5338. <description>S27</description>
  5339. <bitOffset>27</bitOffset>
  5340. <bitWidth>1</bitWidth>
  5341. </field>
  5342. <field>
  5343. <name>S26</name>
  5344. <description>S26</description>
  5345. <bitOffset>26</bitOffset>
  5346. <bitWidth>1</bitWidth>
  5347. </field>
  5348. <field>
  5349. <name>S25</name>
  5350. <description>S25</description>
  5351. <bitOffset>25</bitOffset>
  5352. <bitWidth>1</bitWidth>
  5353. </field>
  5354. <field>
  5355. <name>S24</name>
  5356. <description>S24</description>
  5357. <bitOffset>24</bitOffset>
  5358. <bitWidth>1</bitWidth>
  5359. </field>
  5360. <field>
  5361. <name>S23</name>
  5362. <description>S23</description>
  5363. <bitOffset>23</bitOffset>
  5364. <bitWidth>1</bitWidth>
  5365. </field>
  5366. <field>
  5367. <name>S22</name>
  5368. <description>S22</description>
  5369. <bitOffset>22</bitOffset>
  5370. <bitWidth>1</bitWidth>
  5371. </field>
  5372. <field>
  5373. <name>S21</name>
  5374. <description>S21</description>
  5375. <bitOffset>21</bitOffset>
  5376. <bitWidth>1</bitWidth>
  5377. </field>
  5378. <field>
  5379. <name>S20</name>
  5380. <description>S20</description>
  5381. <bitOffset>20</bitOffset>
  5382. <bitWidth>1</bitWidth>
  5383. </field>
  5384. <field>
  5385. <name>S19</name>
  5386. <description>S19</description>
  5387. <bitOffset>19</bitOffset>
  5388. <bitWidth>1</bitWidth>
  5389. </field>
  5390. <field>
  5391. <name>S18</name>
  5392. <description>S18</description>
  5393. <bitOffset>18</bitOffset>
  5394. <bitWidth>1</bitWidth>
  5395. </field>
  5396. <field>
  5397. <name>S17</name>
  5398. <description>S17</description>
  5399. <bitOffset>17</bitOffset>
  5400. <bitWidth>1</bitWidth>
  5401. </field>
  5402. <field>
  5403. <name>S16</name>
  5404. <description>S16</description>
  5405. <bitOffset>16</bitOffset>
  5406. <bitWidth>1</bitWidth>
  5407. </field>
  5408. <field>
  5409. <name>S15</name>
  5410. <description>S15</description>
  5411. <bitOffset>15</bitOffset>
  5412. <bitWidth>1</bitWidth>
  5413. </field>
  5414. <field>
  5415. <name>S14</name>
  5416. <description>S14</description>
  5417. <bitOffset>14</bitOffset>
  5418. <bitWidth>1</bitWidth>
  5419. </field>
  5420. <field>
  5421. <name>S13</name>
  5422. <description>S13</description>
  5423. <bitOffset>13</bitOffset>
  5424. <bitWidth>1</bitWidth>
  5425. </field>
  5426. <field>
  5427. <name>S12</name>
  5428. <description>S12</description>
  5429. <bitOffset>12</bitOffset>
  5430. <bitWidth>1</bitWidth>
  5431. </field>
  5432. <field>
  5433. <name>S11</name>
  5434. <description>S11</description>
  5435. <bitOffset>11</bitOffset>
  5436. <bitWidth>1</bitWidth>
  5437. </field>
  5438. <field>
  5439. <name>S10</name>
  5440. <description>S10</description>
  5441. <bitOffset>10</bitOffset>
  5442. <bitWidth>1</bitWidth>
  5443. </field>
  5444. <field>
  5445. <name>S09</name>
  5446. <description>S09</description>
  5447. <bitOffset>9</bitOffset>
  5448. <bitWidth>1</bitWidth>
  5449. </field>
  5450. <field>
  5451. <name>S08</name>
  5452. <description>S08</description>
  5453. <bitOffset>8</bitOffset>
  5454. <bitWidth>1</bitWidth>
  5455. </field>
  5456. <field>
  5457. <name>S07</name>
  5458. <description>S07</description>
  5459. <bitOffset>7</bitOffset>
  5460. <bitWidth>1</bitWidth>
  5461. </field>
  5462. <field>
  5463. <name>S06</name>
  5464. <description>S06</description>
  5465. <bitOffset>6</bitOffset>
  5466. <bitWidth>1</bitWidth>
  5467. </field>
  5468. <field>
  5469. <name>S05</name>
  5470. <description>S05</description>
  5471. <bitOffset>5</bitOffset>
  5472. <bitWidth>1</bitWidth>
  5473. </field>
  5474. <field>
  5475. <name>S04</name>
  5476. <description>S04</description>
  5477. <bitOffset>4</bitOffset>
  5478. <bitWidth>1</bitWidth>
  5479. </field>
  5480. <field>
  5481. <name>S03</name>
  5482. <description>S03</description>
  5483. <bitOffset>3</bitOffset>
  5484. <bitWidth>1</bitWidth>
  5485. </field>
  5486. <field>
  5487. <name>S02</name>
  5488. <description>S02</description>
  5489. <bitOffset>2</bitOffset>
  5490. <bitWidth>1</bitWidth>
  5491. </field>
  5492. <field>
  5493. <name>S01</name>
  5494. <description>S01</description>
  5495. <bitOffset>1</bitOffset>
  5496. <bitWidth>1</bitWidth>
  5497. </field>
  5498. <field>
  5499. <name>S00</name>
  5500. <description>S00</description>
  5501. <bitOffset>0</bitOffset>
  5502. <bitWidth>1</bitWidth>
  5503. </field>
  5504. </fields>
  5505. </register>
  5506. <register>
  5507. <name>RAM_COM6</name>
  5508. <displayName>RAM_COM6</displayName>
  5509. <description>display memory</description>
  5510. <addressOffset>0x44</addressOffset>
  5511. <size>0x20</size>
  5512. <access>read-write</access>
  5513. <resetValue>0x00000000</resetValue>
  5514. <fields>
  5515. <field>
  5516. <name>S31</name>
  5517. <description>S31</description>
  5518. <bitOffset>31</bitOffset>
  5519. <bitWidth>1</bitWidth>
  5520. </field>
  5521. <field>
  5522. <name>S30</name>
  5523. <description>S30</description>
  5524. <bitOffset>30</bitOffset>
  5525. <bitWidth>1</bitWidth>
  5526. </field>
  5527. <field>
  5528. <name>S29</name>
  5529. <description>S29</description>
  5530. <bitOffset>29</bitOffset>
  5531. <bitWidth>1</bitWidth>
  5532. </field>
  5533. <field>
  5534. <name>S28</name>
  5535. <description>S28</description>
  5536. <bitOffset>28</bitOffset>
  5537. <bitWidth>1</bitWidth>
  5538. </field>
  5539. <field>
  5540. <name>S27</name>
  5541. <description>S27</description>
  5542. <bitOffset>27</bitOffset>
  5543. <bitWidth>1</bitWidth>
  5544. </field>
  5545. <field>
  5546. <name>S26</name>
  5547. <description>S26</description>
  5548. <bitOffset>26</bitOffset>
  5549. <bitWidth>1</bitWidth>
  5550. </field>
  5551. <field>
  5552. <name>S25</name>
  5553. <description>S25</description>
  5554. <bitOffset>25</bitOffset>
  5555. <bitWidth>1</bitWidth>
  5556. </field>
  5557. <field>
  5558. <name>S24</name>
  5559. <description>S24</description>
  5560. <bitOffset>24</bitOffset>
  5561. <bitWidth>1</bitWidth>
  5562. </field>
  5563. <field>
  5564. <name>S23</name>
  5565. <description>S23</description>
  5566. <bitOffset>23</bitOffset>
  5567. <bitWidth>1</bitWidth>
  5568. </field>
  5569. <field>
  5570. <name>S22</name>
  5571. <description>S22</description>
  5572. <bitOffset>22</bitOffset>
  5573. <bitWidth>1</bitWidth>
  5574. </field>
  5575. <field>
  5576. <name>S21</name>
  5577. <description>S21</description>
  5578. <bitOffset>21</bitOffset>
  5579. <bitWidth>1</bitWidth>
  5580. </field>
  5581. <field>
  5582. <name>S20</name>
  5583. <description>S20</description>
  5584. <bitOffset>20</bitOffset>
  5585. <bitWidth>1</bitWidth>
  5586. </field>
  5587. <field>
  5588. <name>S19</name>
  5589. <description>S19</description>
  5590. <bitOffset>19</bitOffset>
  5591. <bitWidth>1</bitWidth>
  5592. </field>
  5593. <field>
  5594. <name>S18</name>
  5595. <description>S18</description>
  5596. <bitOffset>18</bitOffset>
  5597. <bitWidth>1</bitWidth>
  5598. </field>
  5599. <field>
  5600. <name>S17</name>
  5601. <description>S17</description>
  5602. <bitOffset>17</bitOffset>
  5603. <bitWidth>1</bitWidth>
  5604. </field>
  5605. <field>
  5606. <name>S16</name>
  5607. <description>S16</description>
  5608. <bitOffset>16</bitOffset>
  5609. <bitWidth>1</bitWidth>
  5610. </field>
  5611. <field>
  5612. <name>S15</name>
  5613. <description>S15</description>
  5614. <bitOffset>15</bitOffset>
  5615. <bitWidth>1</bitWidth>
  5616. </field>
  5617. <field>
  5618. <name>S14</name>
  5619. <description>S14</description>
  5620. <bitOffset>14</bitOffset>
  5621. <bitWidth>1</bitWidth>
  5622. </field>
  5623. <field>
  5624. <name>S13</name>
  5625. <description>S13</description>
  5626. <bitOffset>13</bitOffset>
  5627. <bitWidth>1</bitWidth>
  5628. </field>
  5629. <field>
  5630. <name>S12</name>
  5631. <description>S12</description>
  5632. <bitOffset>12</bitOffset>
  5633. <bitWidth>1</bitWidth>
  5634. </field>
  5635. <field>
  5636. <name>S11</name>
  5637. <description>S11</description>
  5638. <bitOffset>11</bitOffset>
  5639. <bitWidth>1</bitWidth>
  5640. </field>
  5641. <field>
  5642. <name>S10</name>
  5643. <description>S10</description>
  5644. <bitOffset>10</bitOffset>
  5645. <bitWidth>1</bitWidth>
  5646. </field>
  5647. <field>
  5648. <name>S09</name>
  5649. <description>S09</description>
  5650. <bitOffset>9</bitOffset>
  5651. <bitWidth>1</bitWidth>
  5652. </field>
  5653. <field>
  5654. <name>S08</name>
  5655. <description>S08</description>
  5656. <bitOffset>8</bitOffset>
  5657. <bitWidth>1</bitWidth>
  5658. </field>
  5659. <field>
  5660. <name>S07</name>
  5661. <description>S07</description>
  5662. <bitOffset>7</bitOffset>
  5663. <bitWidth>1</bitWidth>
  5664. </field>
  5665. <field>
  5666. <name>S06</name>
  5667. <description>S06</description>
  5668. <bitOffset>6</bitOffset>
  5669. <bitWidth>1</bitWidth>
  5670. </field>
  5671. <field>
  5672. <name>S05</name>
  5673. <description>S05</description>
  5674. <bitOffset>5</bitOffset>
  5675. <bitWidth>1</bitWidth>
  5676. </field>
  5677. <field>
  5678. <name>S04</name>
  5679. <description>S04</description>
  5680. <bitOffset>4</bitOffset>
  5681. <bitWidth>1</bitWidth>
  5682. </field>
  5683. <field>
  5684. <name>S03</name>
  5685. <description>S03</description>
  5686. <bitOffset>3</bitOffset>
  5687. <bitWidth>1</bitWidth>
  5688. </field>
  5689. <field>
  5690. <name>S02</name>
  5691. <description>S02</description>
  5692. <bitOffset>2</bitOffset>
  5693. <bitWidth>1</bitWidth>
  5694. </field>
  5695. <field>
  5696. <name>S01</name>
  5697. <description>S01</description>
  5698. <bitOffset>1</bitOffset>
  5699. <bitWidth>1</bitWidth>
  5700. </field>
  5701. <field>
  5702. <name>S00</name>
  5703. <description>S00</description>
  5704. <bitOffset>0</bitOffset>
  5705. <bitWidth>1</bitWidth>
  5706. </field>
  5707. </fields>
  5708. </register>
  5709. <register>
  5710. <name>RAM_COM7</name>
  5711. <displayName>RAM_COM7</displayName>
  5712. <description>display memory</description>
  5713. <addressOffset>0x4C</addressOffset>
  5714. <size>0x20</size>
  5715. <access>read-write</access>
  5716. <resetValue>0x00000000</resetValue>
  5717. <fields>
  5718. <field>
  5719. <name>S31</name>
  5720. <description>S31</description>
  5721. <bitOffset>31</bitOffset>
  5722. <bitWidth>1</bitWidth>
  5723. </field>
  5724. <field>
  5725. <name>S30</name>
  5726. <description>S30</description>
  5727. <bitOffset>30</bitOffset>
  5728. <bitWidth>1</bitWidth>
  5729. </field>
  5730. <field>
  5731. <name>S29</name>
  5732. <description>S29</description>
  5733. <bitOffset>29</bitOffset>
  5734. <bitWidth>1</bitWidth>
  5735. </field>
  5736. <field>
  5737. <name>S28</name>
  5738. <description>S28</description>
  5739. <bitOffset>28</bitOffset>
  5740. <bitWidth>1</bitWidth>
  5741. </field>
  5742. <field>
  5743. <name>S27</name>
  5744. <description>S27</description>
  5745. <bitOffset>27</bitOffset>
  5746. <bitWidth>1</bitWidth>
  5747. </field>
  5748. <field>
  5749. <name>S26</name>
  5750. <description>S26</description>
  5751. <bitOffset>26</bitOffset>
  5752. <bitWidth>1</bitWidth>
  5753. </field>
  5754. <field>
  5755. <name>S25</name>
  5756. <description>S25</description>
  5757. <bitOffset>25</bitOffset>
  5758. <bitWidth>1</bitWidth>
  5759. </field>
  5760. <field>
  5761. <name>S24</name>
  5762. <description>S24</description>
  5763. <bitOffset>24</bitOffset>
  5764. <bitWidth>1</bitWidth>
  5765. </field>
  5766. <field>
  5767. <name>S23</name>
  5768. <description>S23</description>
  5769. <bitOffset>23</bitOffset>
  5770. <bitWidth>1</bitWidth>
  5771. </field>
  5772. <field>
  5773. <name>S22</name>
  5774. <description>S22</description>
  5775. <bitOffset>22</bitOffset>
  5776. <bitWidth>1</bitWidth>
  5777. </field>
  5778. <field>
  5779. <name>S21</name>
  5780. <description>S21</description>
  5781. <bitOffset>21</bitOffset>
  5782. <bitWidth>1</bitWidth>
  5783. </field>
  5784. <field>
  5785. <name>S20</name>
  5786. <description>S20</description>
  5787. <bitOffset>20</bitOffset>
  5788. <bitWidth>1</bitWidth>
  5789. </field>
  5790. <field>
  5791. <name>S19</name>
  5792. <description>S19</description>
  5793. <bitOffset>19</bitOffset>
  5794. <bitWidth>1</bitWidth>
  5795. </field>
  5796. <field>
  5797. <name>S18</name>
  5798. <description>S18</description>
  5799. <bitOffset>18</bitOffset>
  5800. <bitWidth>1</bitWidth>
  5801. </field>
  5802. <field>
  5803. <name>S17</name>
  5804. <description>S17</description>
  5805. <bitOffset>17</bitOffset>
  5806. <bitWidth>1</bitWidth>
  5807. </field>
  5808. <field>
  5809. <name>S16</name>
  5810. <description>S16</description>
  5811. <bitOffset>16</bitOffset>
  5812. <bitWidth>1</bitWidth>
  5813. </field>
  5814. <field>
  5815. <name>S15</name>
  5816. <description>S15</description>
  5817. <bitOffset>15</bitOffset>
  5818. <bitWidth>1</bitWidth>
  5819. </field>
  5820. <field>
  5821. <name>S14</name>
  5822. <description>S14</description>
  5823. <bitOffset>14</bitOffset>
  5824. <bitWidth>1</bitWidth>
  5825. </field>
  5826. <field>
  5827. <name>S13</name>
  5828. <description>S13</description>
  5829. <bitOffset>13</bitOffset>
  5830. <bitWidth>1</bitWidth>
  5831. </field>
  5832. <field>
  5833. <name>S12</name>
  5834. <description>S12</description>
  5835. <bitOffset>12</bitOffset>
  5836. <bitWidth>1</bitWidth>
  5837. </field>
  5838. <field>
  5839. <name>S11</name>
  5840. <description>S11</description>
  5841. <bitOffset>11</bitOffset>
  5842. <bitWidth>1</bitWidth>
  5843. </field>
  5844. <field>
  5845. <name>S10</name>
  5846. <description>S10</description>
  5847. <bitOffset>10</bitOffset>
  5848. <bitWidth>1</bitWidth>
  5849. </field>
  5850. <field>
  5851. <name>S09</name>
  5852. <description>S09</description>
  5853. <bitOffset>9</bitOffset>
  5854. <bitWidth>1</bitWidth>
  5855. </field>
  5856. <field>
  5857. <name>S08</name>
  5858. <description>S08</description>
  5859. <bitOffset>8</bitOffset>
  5860. <bitWidth>1</bitWidth>
  5861. </field>
  5862. <field>
  5863. <name>S07</name>
  5864. <description>S07</description>
  5865. <bitOffset>7</bitOffset>
  5866. <bitWidth>1</bitWidth>
  5867. </field>
  5868. <field>
  5869. <name>S06</name>
  5870. <description>S06</description>
  5871. <bitOffset>6</bitOffset>
  5872. <bitWidth>1</bitWidth>
  5873. </field>
  5874. <field>
  5875. <name>S05</name>
  5876. <description>S05</description>
  5877. <bitOffset>5</bitOffset>
  5878. <bitWidth>1</bitWidth>
  5879. </field>
  5880. <field>
  5881. <name>S04</name>
  5882. <description>S04</description>
  5883. <bitOffset>4</bitOffset>
  5884. <bitWidth>1</bitWidth>
  5885. </field>
  5886. <field>
  5887. <name>S03</name>
  5888. <description>S03</description>
  5889. <bitOffset>3</bitOffset>
  5890. <bitWidth>1</bitWidth>
  5891. </field>
  5892. <field>
  5893. <name>S02</name>
  5894. <description>S02</description>
  5895. <bitOffset>2</bitOffset>
  5896. <bitWidth>1</bitWidth>
  5897. </field>
  5898. <field>
  5899. <name>S01</name>
  5900. <description>S01</description>
  5901. <bitOffset>1</bitOffset>
  5902. <bitWidth>1</bitWidth>
  5903. </field>
  5904. <field>
  5905. <name>S00</name>
  5906. <description>S00</description>
  5907. <bitOffset>0</bitOffset>
  5908. <bitWidth>1</bitWidth>
  5909. </field>
  5910. </fields>
  5911. </register>
  5912. </registers>
  5913. </peripheral>
  5914. <peripheral>
  5915. <name>TSC</name>
  5916. <description>Touch sensing controller</description>
  5917. <groupName>TSC</groupName>
  5918. <baseAddress>0x40024000</baseAddress>
  5919. <addressBlock>
  5920. <offset>0x0</offset>
  5921. <size>0x400</size>
  5922. <usage>registers</usage>
  5923. </addressBlock>
  5924. <interrupt>
  5925. <name>TSC</name>
  5926. <description>TSC global interrupt</description>
  5927. <value>39</value>
  5928. </interrupt>
  5929. <registers>
  5930. <register>
  5931. <name>CR</name>
  5932. <displayName>CR</displayName>
  5933. <description>control register</description>
  5934. <addressOffset>0x0</addressOffset>
  5935. <size>0x20</size>
  5936. <access>read-write</access>
  5937. <resetValue>0x00000000</resetValue>
  5938. <fields>
  5939. <field>
  5940. <name>CTPH</name>
  5941. <description>Charge transfer pulse high</description>
  5942. <bitOffset>28</bitOffset>
  5943. <bitWidth>4</bitWidth>
  5944. </field>
  5945. <field>
  5946. <name>CTPL</name>
  5947. <description>Charge transfer pulse low</description>
  5948. <bitOffset>24</bitOffset>
  5949. <bitWidth>4</bitWidth>
  5950. </field>
  5951. <field>
  5952. <name>SSD</name>
  5953. <description>Spread spectrum deviation</description>
  5954. <bitOffset>17</bitOffset>
  5955. <bitWidth>7</bitWidth>
  5956. </field>
  5957. <field>
  5958. <name>SSE</name>
  5959. <description>Spread spectrum enable</description>
  5960. <bitOffset>16</bitOffset>
  5961. <bitWidth>1</bitWidth>
  5962. </field>
  5963. <field>
  5964. <name>SSPSC</name>
  5965. <description>Spread spectrum prescaler</description>
  5966. <bitOffset>15</bitOffset>
  5967. <bitWidth>1</bitWidth>
  5968. </field>
  5969. <field>
  5970. <name>PGPSC</name>
  5971. <description>pulse generator prescaler</description>
  5972. <bitOffset>12</bitOffset>
  5973. <bitWidth>3</bitWidth>
  5974. </field>
  5975. <field>
  5976. <name>MCV</name>
  5977. <description>Max count value</description>
  5978. <bitOffset>5</bitOffset>
  5979. <bitWidth>3</bitWidth>
  5980. </field>
  5981. <field>
  5982. <name>IODEF</name>
  5983. <description>I/O Default mode</description>
  5984. <bitOffset>4</bitOffset>
  5985. <bitWidth>1</bitWidth>
  5986. </field>
  5987. <field>
  5988. <name>SYNCPOL</name>
  5989. <description>Synchronization pin polarity</description>
  5990. <bitOffset>3</bitOffset>
  5991. <bitWidth>1</bitWidth>
  5992. </field>
  5993. <field>
  5994. <name>AM</name>
  5995. <description>Acquisition mode</description>
  5996. <bitOffset>2</bitOffset>
  5997. <bitWidth>1</bitWidth>
  5998. </field>
  5999. <field>
  6000. <name>START</name>
  6001. <description>Start a new acquisition</description>
  6002. <bitOffset>1</bitOffset>
  6003. <bitWidth>1</bitWidth>
  6004. </field>
  6005. <field>
  6006. <name>TSCE</name>
  6007. <description>Touch sensing controller enable</description>
  6008. <bitOffset>0</bitOffset>
  6009. <bitWidth>1</bitWidth>
  6010. </field>
  6011. </fields>
  6012. </register>
  6013. <register>
  6014. <name>IER</name>
  6015. <displayName>IER</displayName>
  6016. <description>interrupt enable register</description>
  6017. <addressOffset>0x4</addressOffset>
  6018. <size>0x20</size>
  6019. <access>read-write</access>
  6020. <resetValue>0x00000000</resetValue>
  6021. <fields>
  6022. <field>
  6023. <name>MCEIE</name>
  6024. <description>Max count error interrupt enable</description>
  6025. <bitOffset>1</bitOffset>
  6026. <bitWidth>1</bitWidth>
  6027. </field>
  6028. <field>
  6029. <name>EOAIE</name>
  6030. <description>End of acquisition interrupt enable</description>
  6031. <bitOffset>0</bitOffset>
  6032. <bitWidth>1</bitWidth>
  6033. </field>
  6034. </fields>
  6035. </register>
  6036. <register>
  6037. <name>ICR</name>
  6038. <displayName>ICR</displayName>
  6039. <description>interrupt clear register</description>
  6040. <addressOffset>0x8</addressOffset>
  6041. <size>0x20</size>
  6042. <access>read-write</access>
  6043. <resetValue>0x00000000</resetValue>
  6044. <fields>
  6045. <field>
  6046. <name>MCEIC</name>
  6047. <description>Max count error interrupt clear</description>
  6048. <bitOffset>1</bitOffset>
  6049. <bitWidth>1</bitWidth>
  6050. </field>
  6051. <field>
  6052. <name>EOAIC</name>
  6053. <description>End of acquisition interrupt clear</description>
  6054. <bitOffset>0</bitOffset>
  6055. <bitWidth>1</bitWidth>
  6056. </field>
  6057. </fields>
  6058. </register>
  6059. <register>
  6060. <name>ISR</name>
  6061. <displayName>ISR</displayName>
  6062. <description>interrupt status register</description>
  6063. <addressOffset>0xC</addressOffset>
  6064. <size>0x20</size>
  6065. <access>read-write</access>
  6066. <resetValue>0x00000000</resetValue>
  6067. <fields>
  6068. <field>
  6069. <name>MCEF</name>
  6070. <description>Max count error flag</description>
  6071. <bitOffset>1</bitOffset>
  6072. <bitWidth>1</bitWidth>
  6073. </field>
  6074. <field>
  6075. <name>EOAF</name>
  6076. <description>End of acquisition flag</description>
  6077. <bitOffset>0</bitOffset>
  6078. <bitWidth>1</bitWidth>
  6079. </field>
  6080. </fields>
  6081. </register>
  6082. <register>
  6083. <name>IOHCR</name>
  6084. <displayName>IOHCR</displayName>
  6085. <description>I/O hysteresis control register</description>
  6086. <addressOffset>0x10</addressOffset>
  6087. <size>0x20</size>
  6088. <access>read-write</access>
  6089. <resetValue>0xFFFFFFFF</resetValue>
  6090. <fields>
  6091. <field>
  6092. <name>G7_IO4</name>
  6093. <description>G7_IO4</description>
  6094. <bitOffset>27</bitOffset>
  6095. <bitWidth>1</bitWidth>
  6096. </field>
  6097. <field>
  6098. <name>G7_IO3</name>
  6099. <description>G7_IO3</description>
  6100. <bitOffset>26</bitOffset>
  6101. <bitWidth>1</bitWidth>
  6102. </field>
  6103. <field>
  6104. <name>G7_IO2</name>
  6105. <description>G7_IO2</description>
  6106. <bitOffset>25</bitOffset>
  6107. <bitWidth>1</bitWidth>
  6108. </field>
  6109. <field>
  6110. <name>G7_IO1</name>
  6111. <description>G7_IO1</description>
  6112. <bitOffset>24</bitOffset>
  6113. <bitWidth>1</bitWidth>
  6114. </field>
  6115. <field>
  6116. <name>G6_IO4</name>
  6117. <description>G6_IO4</description>
  6118. <bitOffset>23</bitOffset>
  6119. <bitWidth>1</bitWidth>
  6120. </field>
  6121. <field>
  6122. <name>G6_IO3</name>
  6123. <description>G6_IO3</description>
  6124. <bitOffset>22</bitOffset>
  6125. <bitWidth>1</bitWidth>
  6126. </field>
  6127. <field>
  6128. <name>G6_IO2</name>
  6129. <description>G6_IO2</description>
  6130. <bitOffset>21</bitOffset>
  6131. <bitWidth>1</bitWidth>
  6132. </field>
  6133. <field>
  6134. <name>G6_IO1</name>
  6135. <description>G6_IO1</description>
  6136. <bitOffset>20</bitOffset>
  6137. <bitWidth>1</bitWidth>
  6138. </field>
  6139. <field>
  6140. <name>G5_IO4</name>
  6141. <description>G5_IO4</description>
  6142. <bitOffset>19</bitOffset>
  6143. <bitWidth>1</bitWidth>
  6144. </field>
  6145. <field>
  6146. <name>G5_IO3</name>
  6147. <description>G5_IO3</description>
  6148. <bitOffset>18</bitOffset>
  6149. <bitWidth>1</bitWidth>
  6150. </field>
  6151. <field>
  6152. <name>G5_IO2</name>
  6153. <description>G5_IO2</description>
  6154. <bitOffset>17</bitOffset>
  6155. <bitWidth>1</bitWidth>
  6156. </field>
  6157. <field>
  6158. <name>G5_IO1</name>
  6159. <description>G5_IO1</description>
  6160. <bitOffset>16</bitOffset>
  6161. <bitWidth>1</bitWidth>
  6162. </field>
  6163. <field>
  6164. <name>G4_IO4</name>
  6165. <description>G4_IO4</description>
  6166. <bitOffset>15</bitOffset>
  6167. <bitWidth>1</bitWidth>
  6168. </field>
  6169. <field>
  6170. <name>G4_IO3</name>
  6171. <description>G4_IO3</description>
  6172. <bitOffset>14</bitOffset>
  6173. <bitWidth>1</bitWidth>
  6174. </field>
  6175. <field>
  6176. <name>G4_IO2</name>
  6177. <description>G4_IO2</description>
  6178. <bitOffset>13</bitOffset>
  6179. <bitWidth>1</bitWidth>
  6180. </field>
  6181. <field>
  6182. <name>G4_IO1</name>
  6183. <description>G4_IO1</description>
  6184. <bitOffset>12</bitOffset>
  6185. <bitWidth>1</bitWidth>
  6186. </field>
  6187. <field>
  6188. <name>G3_IO4</name>
  6189. <description>G3_IO4</description>
  6190. <bitOffset>11</bitOffset>
  6191. <bitWidth>1</bitWidth>
  6192. </field>
  6193. <field>
  6194. <name>G3_IO3</name>
  6195. <description>G3_IO3</description>
  6196. <bitOffset>10</bitOffset>
  6197. <bitWidth>1</bitWidth>
  6198. </field>
  6199. <field>
  6200. <name>G3_IO2</name>
  6201. <description>G3_IO2</description>
  6202. <bitOffset>9</bitOffset>
  6203. <bitWidth>1</bitWidth>
  6204. </field>
  6205. <field>
  6206. <name>G3_IO1</name>
  6207. <description>G3_IO1</description>
  6208. <bitOffset>8</bitOffset>
  6209. <bitWidth>1</bitWidth>
  6210. </field>
  6211. <field>
  6212. <name>G2_IO4</name>
  6213. <description>G2_IO4</description>
  6214. <bitOffset>7</bitOffset>
  6215. <bitWidth>1</bitWidth>
  6216. </field>
  6217. <field>
  6218. <name>G2_IO3</name>
  6219. <description>G2_IO3</description>
  6220. <bitOffset>6</bitOffset>
  6221. <bitWidth>1</bitWidth>
  6222. </field>
  6223. <field>
  6224. <name>G2_IO2</name>
  6225. <description>G2_IO2</description>
  6226. <bitOffset>5</bitOffset>
  6227. <bitWidth>1</bitWidth>
  6228. </field>
  6229. <field>
  6230. <name>G2_IO1</name>
  6231. <description>G2_IO1</description>
  6232. <bitOffset>4</bitOffset>
  6233. <bitWidth>1</bitWidth>
  6234. </field>
  6235. <field>
  6236. <name>G1_IO4</name>
  6237. <description>G1_IO4</description>
  6238. <bitOffset>3</bitOffset>
  6239. <bitWidth>1</bitWidth>
  6240. </field>
  6241. <field>
  6242. <name>G1_IO3</name>
  6243. <description>G1_IO3</description>
  6244. <bitOffset>2</bitOffset>
  6245. <bitWidth>1</bitWidth>
  6246. </field>
  6247. <field>
  6248. <name>G1_IO2</name>
  6249. <description>G1_IO2</description>
  6250. <bitOffset>1</bitOffset>
  6251. <bitWidth>1</bitWidth>
  6252. </field>
  6253. <field>
  6254. <name>G1_IO1</name>
  6255. <description>G1_IO1</description>
  6256. <bitOffset>0</bitOffset>
  6257. <bitWidth>1</bitWidth>
  6258. </field>
  6259. </fields>
  6260. </register>
  6261. <register>
  6262. <name>IOASCR</name>
  6263. <displayName>IOASCR</displayName>
  6264. <description>I/O analog switch control register</description>
  6265. <addressOffset>0x18</addressOffset>
  6266. <size>0x20</size>
  6267. <access>read-write</access>
  6268. <resetValue>0x00000000</resetValue>
  6269. <fields>
  6270. <field>
  6271. <name>G7_IO4</name>
  6272. <description>G7_IO4</description>
  6273. <bitOffset>27</bitOffset>
  6274. <bitWidth>1</bitWidth>
  6275. </field>
  6276. <field>
  6277. <name>G7_IO3</name>
  6278. <description>G7_IO3</description>
  6279. <bitOffset>26</bitOffset>
  6280. <bitWidth>1</bitWidth>
  6281. </field>
  6282. <field>
  6283. <name>G7_IO2</name>
  6284. <description>G7_IO2</description>
  6285. <bitOffset>25</bitOffset>
  6286. <bitWidth>1</bitWidth>
  6287. </field>
  6288. <field>
  6289. <name>G7_IO1</name>
  6290. <description>G7_IO1</description>
  6291. <bitOffset>24</bitOffset>
  6292. <bitWidth>1</bitWidth>
  6293. </field>
  6294. <field>
  6295. <name>G6_IO4</name>
  6296. <description>G6_IO4</description>
  6297. <bitOffset>23</bitOffset>
  6298. <bitWidth>1</bitWidth>
  6299. </field>
  6300. <field>
  6301. <name>G6_IO3</name>
  6302. <description>G6_IO3</description>
  6303. <bitOffset>22</bitOffset>
  6304. <bitWidth>1</bitWidth>
  6305. </field>
  6306. <field>
  6307. <name>G6_IO2</name>
  6308. <description>G6_IO2</description>
  6309. <bitOffset>21</bitOffset>
  6310. <bitWidth>1</bitWidth>
  6311. </field>
  6312. <field>
  6313. <name>G6_IO1</name>
  6314. <description>G6_IO1</description>
  6315. <bitOffset>20</bitOffset>
  6316. <bitWidth>1</bitWidth>
  6317. </field>
  6318. <field>
  6319. <name>G5_IO4</name>
  6320. <description>G5_IO4</description>
  6321. <bitOffset>19</bitOffset>
  6322. <bitWidth>1</bitWidth>
  6323. </field>
  6324. <field>
  6325. <name>G5_IO3</name>
  6326. <description>G5_IO3</description>
  6327. <bitOffset>18</bitOffset>
  6328. <bitWidth>1</bitWidth>
  6329. </field>
  6330. <field>
  6331. <name>G5_IO2</name>
  6332. <description>G5_IO2</description>
  6333. <bitOffset>17</bitOffset>
  6334. <bitWidth>1</bitWidth>
  6335. </field>
  6336. <field>
  6337. <name>G5_IO1</name>
  6338. <description>G5_IO1</description>
  6339. <bitOffset>16</bitOffset>
  6340. <bitWidth>1</bitWidth>
  6341. </field>
  6342. <field>
  6343. <name>G4_IO4</name>
  6344. <description>G4_IO4</description>
  6345. <bitOffset>15</bitOffset>
  6346. <bitWidth>1</bitWidth>
  6347. </field>
  6348. <field>
  6349. <name>G4_IO3</name>
  6350. <description>G4_IO3</description>
  6351. <bitOffset>14</bitOffset>
  6352. <bitWidth>1</bitWidth>
  6353. </field>
  6354. <field>
  6355. <name>G4_IO2</name>
  6356. <description>G4_IO2</description>
  6357. <bitOffset>13</bitOffset>
  6358. <bitWidth>1</bitWidth>
  6359. </field>
  6360. <field>
  6361. <name>G4_IO1</name>
  6362. <description>G4_IO1</description>
  6363. <bitOffset>12</bitOffset>
  6364. <bitWidth>1</bitWidth>
  6365. </field>
  6366. <field>
  6367. <name>G3_IO4</name>
  6368. <description>G3_IO4</description>
  6369. <bitOffset>11</bitOffset>
  6370. <bitWidth>1</bitWidth>
  6371. </field>
  6372. <field>
  6373. <name>G3_IO3</name>
  6374. <description>G3_IO3</description>
  6375. <bitOffset>10</bitOffset>
  6376. <bitWidth>1</bitWidth>
  6377. </field>
  6378. <field>
  6379. <name>G3_IO2</name>
  6380. <description>G3_IO2</description>
  6381. <bitOffset>9</bitOffset>
  6382. <bitWidth>1</bitWidth>
  6383. </field>
  6384. <field>
  6385. <name>G3_IO1</name>
  6386. <description>G3_IO1</description>
  6387. <bitOffset>8</bitOffset>
  6388. <bitWidth>1</bitWidth>
  6389. </field>
  6390. <field>
  6391. <name>G2_IO4</name>
  6392. <description>G2_IO4</description>
  6393. <bitOffset>7</bitOffset>
  6394. <bitWidth>1</bitWidth>
  6395. </field>
  6396. <field>
  6397. <name>G2_IO3</name>
  6398. <description>G2_IO3</description>
  6399. <bitOffset>6</bitOffset>
  6400. <bitWidth>1</bitWidth>
  6401. </field>
  6402. <field>
  6403. <name>G2_IO2</name>
  6404. <description>G2_IO2</description>
  6405. <bitOffset>5</bitOffset>
  6406. <bitWidth>1</bitWidth>
  6407. </field>
  6408. <field>
  6409. <name>G2_IO1</name>
  6410. <description>G2_IO1</description>
  6411. <bitOffset>4</bitOffset>
  6412. <bitWidth>1</bitWidth>
  6413. </field>
  6414. <field>
  6415. <name>G1_IO4</name>
  6416. <description>G1_IO4</description>
  6417. <bitOffset>3</bitOffset>
  6418. <bitWidth>1</bitWidth>
  6419. </field>
  6420. <field>
  6421. <name>G1_IO3</name>
  6422. <description>G1_IO3</description>
  6423. <bitOffset>2</bitOffset>
  6424. <bitWidth>1</bitWidth>
  6425. </field>
  6426. <field>
  6427. <name>G1_IO2</name>
  6428. <description>G1_IO2</description>
  6429. <bitOffset>1</bitOffset>
  6430. <bitWidth>1</bitWidth>
  6431. </field>
  6432. <field>
  6433. <name>G1_IO1</name>
  6434. <description>G1_IO1</description>
  6435. <bitOffset>0</bitOffset>
  6436. <bitWidth>1</bitWidth>
  6437. </field>
  6438. </fields>
  6439. </register>
  6440. <register>
  6441. <name>IOSCR</name>
  6442. <displayName>IOSCR</displayName>
  6443. <description>I/O sampling control register</description>
  6444. <addressOffset>0x20</addressOffset>
  6445. <size>0x20</size>
  6446. <access>read-write</access>
  6447. <resetValue>0x00000000</resetValue>
  6448. <fields>
  6449. <field>
  6450. <name>G7_IO4</name>
  6451. <description>G7_IO4</description>
  6452. <bitOffset>27</bitOffset>
  6453. <bitWidth>1</bitWidth>
  6454. </field>
  6455. <field>
  6456. <name>G7_IO3</name>
  6457. <description>G7_IO3</description>
  6458. <bitOffset>26</bitOffset>
  6459. <bitWidth>1</bitWidth>
  6460. </field>
  6461. <field>
  6462. <name>G7_IO2</name>
  6463. <description>G7_IO2</description>
  6464. <bitOffset>25</bitOffset>
  6465. <bitWidth>1</bitWidth>
  6466. </field>
  6467. <field>
  6468. <name>G7_IO1</name>
  6469. <description>G7_IO1</description>
  6470. <bitOffset>24</bitOffset>
  6471. <bitWidth>1</bitWidth>
  6472. </field>
  6473. <field>
  6474. <name>G6_IO4</name>
  6475. <description>G6_IO4</description>
  6476. <bitOffset>23</bitOffset>
  6477. <bitWidth>1</bitWidth>
  6478. </field>
  6479. <field>
  6480. <name>G6_IO3</name>
  6481. <description>G6_IO3</description>
  6482. <bitOffset>22</bitOffset>
  6483. <bitWidth>1</bitWidth>
  6484. </field>
  6485. <field>
  6486. <name>G6_IO2</name>
  6487. <description>G6_IO2</description>
  6488. <bitOffset>21</bitOffset>
  6489. <bitWidth>1</bitWidth>
  6490. </field>
  6491. <field>
  6492. <name>G6_IO1</name>
  6493. <description>G6_IO1</description>
  6494. <bitOffset>20</bitOffset>
  6495. <bitWidth>1</bitWidth>
  6496. </field>
  6497. <field>
  6498. <name>G5_IO4</name>
  6499. <description>G5_IO4</description>
  6500. <bitOffset>19</bitOffset>
  6501. <bitWidth>1</bitWidth>
  6502. </field>
  6503. <field>
  6504. <name>G5_IO3</name>
  6505. <description>G5_IO3</description>
  6506. <bitOffset>18</bitOffset>
  6507. <bitWidth>1</bitWidth>
  6508. </field>
  6509. <field>
  6510. <name>G5_IO2</name>
  6511. <description>G5_IO2</description>
  6512. <bitOffset>17</bitOffset>
  6513. <bitWidth>1</bitWidth>
  6514. </field>
  6515. <field>
  6516. <name>G5_IO1</name>
  6517. <description>G5_IO1</description>
  6518. <bitOffset>16</bitOffset>
  6519. <bitWidth>1</bitWidth>
  6520. </field>
  6521. <field>
  6522. <name>G4_IO4</name>
  6523. <description>G4_IO4</description>
  6524. <bitOffset>15</bitOffset>
  6525. <bitWidth>1</bitWidth>
  6526. </field>
  6527. <field>
  6528. <name>G4_IO3</name>
  6529. <description>G4_IO3</description>
  6530. <bitOffset>14</bitOffset>
  6531. <bitWidth>1</bitWidth>
  6532. </field>
  6533. <field>
  6534. <name>G4_IO2</name>
  6535. <description>G4_IO2</description>
  6536. <bitOffset>13</bitOffset>
  6537. <bitWidth>1</bitWidth>
  6538. </field>
  6539. <field>
  6540. <name>G4_IO1</name>
  6541. <description>G4_IO1</description>
  6542. <bitOffset>12</bitOffset>
  6543. <bitWidth>1</bitWidth>
  6544. </field>
  6545. <field>
  6546. <name>G3_IO4</name>
  6547. <description>G3_IO4</description>
  6548. <bitOffset>11</bitOffset>
  6549. <bitWidth>1</bitWidth>
  6550. </field>
  6551. <field>
  6552. <name>G3_IO3</name>
  6553. <description>G3_IO3</description>
  6554. <bitOffset>10</bitOffset>
  6555. <bitWidth>1</bitWidth>
  6556. </field>
  6557. <field>
  6558. <name>G3_IO2</name>
  6559. <description>G3_IO2</description>
  6560. <bitOffset>9</bitOffset>
  6561. <bitWidth>1</bitWidth>
  6562. </field>
  6563. <field>
  6564. <name>G3_IO1</name>
  6565. <description>G3_IO1</description>
  6566. <bitOffset>8</bitOffset>
  6567. <bitWidth>1</bitWidth>
  6568. </field>
  6569. <field>
  6570. <name>G2_IO4</name>
  6571. <description>G2_IO4</description>
  6572. <bitOffset>7</bitOffset>
  6573. <bitWidth>1</bitWidth>
  6574. </field>
  6575. <field>
  6576. <name>G2_IO3</name>
  6577. <description>G2_IO3</description>
  6578. <bitOffset>6</bitOffset>
  6579. <bitWidth>1</bitWidth>
  6580. </field>
  6581. <field>
  6582. <name>G2_IO2</name>
  6583. <description>G2_IO2</description>
  6584. <bitOffset>5</bitOffset>
  6585. <bitWidth>1</bitWidth>
  6586. </field>
  6587. <field>
  6588. <name>G2_IO1</name>
  6589. <description>G2_IO1</description>
  6590. <bitOffset>4</bitOffset>
  6591. <bitWidth>1</bitWidth>
  6592. </field>
  6593. <field>
  6594. <name>G1_IO4</name>
  6595. <description>G1_IO4</description>
  6596. <bitOffset>3</bitOffset>
  6597. <bitWidth>1</bitWidth>
  6598. </field>
  6599. <field>
  6600. <name>G1_IO3</name>
  6601. <description>G1_IO3</description>
  6602. <bitOffset>2</bitOffset>
  6603. <bitWidth>1</bitWidth>
  6604. </field>
  6605. <field>
  6606. <name>G1_IO2</name>
  6607. <description>G1_IO2</description>
  6608. <bitOffset>1</bitOffset>
  6609. <bitWidth>1</bitWidth>
  6610. </field>
  6611. <field>
  6612. <name>G1_IO1</name>
  6613. <description>G1_IO1</description>
  6614. <bitOffset>0</bitOffset>
  6615. <bitWidth>1</bitWidth>
  6616. </field>
  6617. </fields>
  6618. </register>
  6619. <register>
  6620. <name>IOCCR</name>
  6621. <displayName>IOCCR</displayName>
  6622. <description>I/O channel control register</description>
  6623. <addressOffset>0x28</addressOffset>
  6624. <size>0x20</size>
  6625. <access>read-write</access>
  6626. <resetValue>0x00000000</resetValue>
  6627. <fields>
  6628. <field>
  6629. <name>G7_IO4</name>
  6630. <description>G7_IO4</description>
  6631. <bitOffset>27</bitOffset>
  6632. <bitWidth>1</bitWidth>
  6633. </field>
  6634. <field>
  6635. <name>G7_IO3</name>
  6636. <description>G7_IO3</description>
  6637. <bitOffset>26</bitOffset>
  6638. <bitWidth>1</bitWidth>
  6639. </field>
  6640. <field>
  6641. <name>G7_IO2</name>
  6642. <description>G7_IO2</description>
  6643. <bitOffset>25</bitOffset>
  6644. <bitWidth>1</bitWidth>
  6645. </field>
  6646. <field>
  6647. <name>G7_IO1</name>
  6648. <description>G7_IO1</description>
  6649. <bitOffset>24</bitOffset>
  6650. <bitWidth>1</bitWidth>
  6651. </field>
  6652. <field>
  6653. <name>G6_IO4</name>
  6654. <description>G6_IO4</description>
  6655. <bitOffset>23</bitOffset>
  6656. <bitWidth>1</bitWidth>
  6657. </field>
  6658. <field>
  6659. <name>G6_IO3</name>
  6660. <description>G6_IO3</description>
  6661. <bitOffset>22</bitOffset>
  6662. <bitWidth>1</bitWidth>
  6663. </field>
  6664. <field>
  6665. <name>G6_IO2</name>
  6666. <description>G6_IO2</description>
  6667. <bitOffset>21</bitOffset>
  6668. <bitWidth>1</bitWidth>
  6669. </field>
  6670. <field>
  6671. <name>G6_IO1</name>
  6672. <description>G6_IO1</description>
  6673. <bitOffset>20</bitOffset>
  6674. <bitWidth>1</bitWidth>
  6675. </field>
  6676. <field>
  6677. <name>G5_IO4</name>
  6678. <description>G5_IO4</description>
  6679. <bitOffset>19</bitOffset>
  6680. <bitWidth>1</bitWidth>
  6681. </field>
  6682. <field>
  6683. <name>G5_IO3</name>
  6684. <description>G5_IO3</description>
  6685. <bitOffset>18</bitOffset>
  6686. <bitWidth>1</bitWidth>
  6687. </field>
  6688. <field>
  6689. <name>G5_IO2</name>
  6690. <description>G5_IO2</description>
  6691. <bitOffset>17</bitOffset>
  6692. <bitWidth>1</bitWidth>
  6693. </field>
  6694. <field>
  6695. <name>G5_IO1</name>
  6696. <description>G5_IO1</description>
  6697. <bitOffset>16</bitOffset>
  6698. <bitWidth>1</bitWidth>
  6699. </field>
  6700. <field>
  6701. <name>G4_IO4</name>
  6702. <description>G4_IO4</description>
  6703. <bitOffset>15</bitOffset>
  6704. <bitWidth>1</bitWidth>
  6705. </field>
  6706. <field>
  6707. <name>G4_IO3</name>
  6708. <description>G4_IO3</description>
  6709. <bitOffset>14</bitOffset>
  6710. <bitWidth>1</bitWidth>
  6711. </field>
  6712. <field>
  6713. <name>G4_IO2</name>
  6714. <description>G4_IO2</description>
  6715. <bitOffset>13</bitOffset>
  6716. <bitWidth>1</bitWidth>
  6717. </field>
  6718. <field>
  6719. <name>G4_IO1</name>
  6720. <description>G4_IO1</description>
  6721. <bitOffset>12</bitOffset>
  6722. <bitWidth>1</bitWidth>
  6723. </field>
  6724. <field>
  6725. <name>G3_IO4</name>
  6726. <description>G3_IO4</description>
  6727. <bitOffset>11</bitOffset>
  6728. <bitWidth>1</bitWidth>
  6729. </field>
  6730. <field>
  6731. <name>G3_IO3</name>
  6732. <description>G3_IO3</description>
  6733. <bitOffset>10</bitOffset>
  6734. <bitWidth>1</bitWidth>
  6735. </field>
  6736. <field>
  6737. <name>G3_IO2</name>
  6738. <description>G3_IO2</description>
  6739. <bitOffset>9</bitOffset>
  6740. <bitWidth>1</bitWidth>
  6741. </field>
  6742. <field>
  6743. <name>G3_IO1</name>
  6744. <description>G3_IO1</description>
  6745. <bitOffset>8</bitOffset>
  6746. <bitWidth>1</bitWidth>
  6747. </field>
  6748. <field>
  6749. <name>G2_IO4</name>
  6750. <description>G2_IO4</description>
  6751. <bitOffset>7</bitOffset>
  6752. <bitWidth>1</bitWidth>
  6753. </field>
  6754. <field>
  6755. <name>G2_IO3</name>
  6756. <description>G2_IO3</description>
  6757. <bitOffset>6</bitOffset>
  6758. <bitWidth>1</bitWidth>
  6759. </field>
  6760. <field>
  6761. <name>G2_IO2</name>
  6762. <description>G2_IO2</description>
  6763. <bitOffset>5</bitOffset>
  6764. <bitWidth>1</bitWidth>
  6765. </field>
  6766. <field>
  6767. <name>G2_IO1</name>
  6768. <description>G2_IO1</description>
  6769. <bitOffset>4</bitOffset>
  6770. <bitWidth>1</bitWidth>
  6771. </field>
  6772. <field>
  6773. <name>G1_IO4</name>
  6774. <description>G1_IO4</description>
  6775. <bitOffset>3</bitOffset>
  6776. <bitWidth>1</bitWidth>
  6777. </field>
  6778. <field>
  6779. <name>G1_IO3</name>
  6780. <description>G1_IO3</description>
  6781. <bitOffset>2</bitOffset>
  6782. <bitWidth>1</bitWidth>
  6783. </field>
  6784. <field>
  6785. <name>G1_IO2</name>
  6786. <description>G1_IO2</description>
  6787. <bitOffset>1</bitOffset>
  6788. <bitWidth>1</bitWidth>
  6789. </field>
  6790. <field>
  6791. <name>G1_IO1</name>
  6792. <description>G1_IO1</description>
  6793. <bitOffset>0</bitOffset>
  6794. <bitWidth>1</bitWidth>
  6795. </field>
  6796. </fields>
  6797. </register>
  6798. <register>
  6799. <name>IOGCSR</name>
  6800. <displayName>IOGCSR</displayName>
  6801. <description>I/O group control status register</description>
  6802. <addressOffset>0x30</addressOffset>
  6803. <size>0x20</size>
  6804. <resetValue>0x00000000</resetValue>
  6805. <fields>
  6806. <field>
  6807. <name>G7S</name>
  6808. <description>Analog I/O group x status</description>
  6809. <bitOffset>22</bitOffset>
  6810. <bitWidth>1</bitWidth>
  6811. <access>read-only</access>
  6812. </field>
  6813. <field>
  6814. <name>G6S</name>
  6815. <description>Analog I/O group x status</description>
  6816. <bitOffset>21</bitOffset>
  6817. <bitWidth>1</bitWidth>
  6818. <access>read-only</access>
  6819. </field>
  6820. <field>
  6821. <name>G5S</name>
  6822. <description>Analog I/O group x status</description>
  6823. <bitOffset>20</bitOffset>
  6824. <bitWidth>1</bitWidth>
  6825. <access>read-only</access>
  6826. </field>
  6827. <field>
  6828. <name>G4S</name>
  6829. <description>Analog I/O group x status</description>
  6830. <bitOffset>19</bitOffset>
  6831. <bitWidth>1</bitWidth>
  6832. <access>read-only</access>
  6833. </field>
  6834. <field>
  6835. <name>G3S</name>
  6836. <description>Analog I/O group x status</description>
  6837. <bitOffset>18</bitOffset>
  6838. <bitWidth>1</bitWidth>
  6839. <access>read-only</access>
  6840. </field>
  6841. <field>
  6842. <name>G2S</name>
  6843. <description>Analog I/O group x status</description>
  6844. <bitOffset>17</bitOffset>
  6845. <bitWidth>1</bitWidth>
  6846. <access>read-only</access>
  6847. </field>
  6848. <field>
  6849. <name>G1S</name>
  6850. <description>Analog I/O group x status</description>
  6851. <bitOffset>16</bitOffset>
  6852. <bitWidth>1</bitWidth>
  6853. <access>read-only</access>
  6854. </field>
  6855. <field>
  6856. <name>G7E</name>
  6857. <description>Analog I/O group x enable</description>
  6858. <bitOffset>6</bitOffset>
  6859. <bitWidth>1</bitWidth>
  6860. <access>read-write</access>
  6861. </field>
  6862. <field>
  6863. <name>G6E</name>
  6864. <description>Analog I/O group x enable</description>
  6865. <bitOffset>5</bitOffset>
  6866. <bitWidth>1</bitWidth>
  6867. <access>read-write</access>
  6868. </field>
  6869. <field>
  6870. <name>G5E</name>
  6871. <description>Analog I/O group x enable</description>
  6872. <bitOffset>4</bitOffset>
  6873. <bitWidth>1</bitWidth>
  6874. <access>read-write</access>
  6875. </field>
  6876. <field>
  6877. <name>G4E</name>
  6878. <description>Analog I/O group x enable</description>
  6879. <bitOffset>3</bitOffset>
  6880. <bitWidth>1</bitWidth>
  6881. <access>read-write</access>
  6882. </field>
  6883. <field>
  6884. <name>G3E</name>
  6885. <description>Analog I/O group x enable</description>
  6886. <bitOffset>2</bitOffset>
  6887. <bitWidth>1</bitWidth>
  6888. <access>read-write</access>
  6889. </field>
  6890. <field>
  6891. <name>G2E</name>
  6892. <description>Analog I/O group x enable</description>
  6893. <bitOffset>1</bitOffset>
  6894. <bitWidth>1</bitWidth>
  6895. <access>read-write</access>
  6896. </field>
  6897. <field>
  6898. <name>G1E</name>
  6899. <description>Analog I/O group x enable</description>
  6900. <bitOffset>0</bitOffset>
  6901. <bitWidth>1</bitWidth>
  6902. <access>read-write</access>
  6903. </field>
  6904. </fields>
  6905. </register>
  6906. <register>
  6907. <name>IOG1CR</name>
  6908. <displayName>IOG1CR</displayName>
  6909. <description>I/O group x counter register</description>
  6910. <addressOffset>0x34</addressOffset>
  6911. <size>0x20</size>
  6912. <access>read-only</access>
  6913. <resetValue>0x00000000</resetValue>
  6914. <fields>
  6915. <field>
  6916. <name>CNT</name>
  6917. <description>Counter value</description>
  6918. <bitOffset>0</bitOffset>
  6919. <bitWidth>14</bitWidth>
  6920. </field>
  6921. </fields>
  6922. </register>
  6923. <register>
  6924. <name>IOG2CR</name>
  6925. <displayName>IOG2CR</displayName>
  6926. <description>I/O group x counter register</description>
  6927. <addressOffset>0x38</addressOffset>
  6928. <size>0x20</size>
  6929. <access>read-only</access>
  6930. <resetValue>0x00000000</resetValue>
  6931. <fields>
  6932. <field>
  6933. <name>CNT</name>
  6934. <description>Counter value</description>
  6935. <bitOffset>0</bitOffset>
  6936. <bitWidth>14</bitWidth>
  6937. </field>
  6938. </fields>
  6939. </register>
  6940. <register>
  6941. <name>IOG3CR</name>
  6942. <displayName>IOG3CR</displayName>
  6943. <description>I/O group x counter register</description>
  6944. <addressOffset>0x3C</addressOffset>
  6945. <size>0x20</size>
  6946. <access>read-only</access>
  6947. <resetValue>0x00000000</resetValue>
  6948. <fields>
  6949. <field>
  6950. <name>CNT</name>
  6951. <description>Counter value</description>
  6952. <bitOffset>0</bitOffset>
  6953. <bitWidth>14</bitWidth>
  6954. </field>
  6955. </fields>
  6956. </register>
  6957. <register>
  6958. <name>IOG4CR</name>
  6959. <displayName>IOG4CR</displayName>
  6960. <description>I/O group x counter register</description>
  6961. <addressOffset>0x40</addressOffset>
  6962. <size>0x20</size>
  6963. <access>read-only</access>
  6964. <resetValue>0x00000000</resetValue>
  6965. <fields>
  6966. <field>
  6967. <name>CNT</name>
  6968. <description>Counter value</description>
  6969. <bitOffset>0</bitOffset>
  6970. <bitWidth>14</bitWidth>
  6971. </field>
  6972. </fields>
  6973. </register>
  6974. <register>
  6975. <name>IOG5CR</name>
  6976. <displayName>IOG5CR</displayName>
  6977. <description>I/O group x counter register</description>
  6978. <addressOffset>0x44</addressOffset>
  6979. <size>0x20</size>
  6980. <access>read-only</access>
  6981. <resetValue>0x00000000</resetValue>
  6982. <fields>
  6983. <field>
  6984. <name>CNT</name>
  6985. <description>Counter value</description>
  6986. <bitOffset>0</bitOffset>
  6987. <bitWidth>14</bitWidth>
  6988. </field>
  6989. </fields>
  6990. </register>
  6991. <register>
  6992. <name>IOG6CR</name>
  6993. <displayName>IOG6CR</displayName>
  6994. <description>I/O group x counter register</description>
  6995. <addressOffset>0x48</addressOffset>
  6996. <size>0x20</size>
  6997. <access>read-only</access>
  6998. <resetValue>0x00000000</resetValue>
  6999. <fields>
  7000. <field>
  7001. <name>CNT</name>
  7002. <description>Counter value</description>
  7003. <bitOffset>0</bitOffset>
  7004. <bitWidth>14</bitWidth>
  7005. </field>
  7006. </fields>
  7007. </register>
  7008. <register>
  7009. <name>IOG7CR</name>
  7010. <displayName>IOG7CR</displayName>
  7011. <description>I/O group x counter register</description>
  7012. <addressOffset>0x4C</addressOffset>
  7013. <size>0x20</size>
  7014. <access>read-only</access>
  7015. <resetValue>0x00000000</resetValue>
  7016. <fields>
  7017. <field>
  7018. <name>CNT</name>
  7019. <description>Counter value</description>
  7020. <bitOffset>0</bitOffset>
  7021. <bitWidth>14</bitWidth>
  7022. </field>
  7023. </fields>
  7024. </register>
  7025. </registers>
  7026. </peripheral>
  7027. <peripheral>
  7028. <name>IWDG</name>
  7029. <description>Independent watchdog</description>
  7030. <groupName>IWDG</groupName>
  7031. <baseAddress>0x40003000</baseAddress>
  7032. <addressBlock>
  7033. <offset>0x0</offset>
  7034. <size>0x400</size>
  7035. <usage>registers</usage>
  7036. </addressBlock>
  7037. <registers>
  7038. <register>
  7039. <name>KR</name>
  7040. <displayName>KR</displayName>
  7041. <description>Key register</description>
  7042. <addressOffset>0x0</addressOffset>
  7043. <size>0x20</size>
  7044. <access>write-only</access>
  7045. <resetValue>0x00000000</resetValue>
  7046. <fields>
  7047. <field>
  7048. <name>KEY</name>
  7049. <description>Key value (write only, read 0x0000)</description>
  7050. <bitOffset>0</bitOffset>
  7051. <bitWidth>16</bitWidth>
  7052. </field>
  7053. </fields>
  7054. </register>
  7055. <register>
  7056. <name>PR</name>
  7057. <displayName>PR</displayName>
  7058. <description>Prescaler register</description>
  7059. <addressOffset>0x4</addressOffset>
  7060. <size>0x20</size>
  7061. <access>read-write</access>
  7062. <resetValue>0x00000000</resetValue>
  7063. <fields>
  7064. <field>
  7065. <name>PR</name>
  7066. <description>Prescaler divider</description>
  7067. <bitOffset>0</bitOffset>
  7068. <bitWidth>3</bitWidth>
  7069. </field>
  7070. </fields>
  7071. </register>
  7072. <register>
  7073. <name>RLR</name>
  7074. <displayName>RLR</displayName>
  7075. <description>Reload register</description>
  7076. <addressOffset>0x8</addressOffset>
  7077. <size>0x20</size>
  7078. <access>read-write</access>
  7079. <resetValue>0x00000FFF</resetValue>
  7080. <fields>
  7081. <field>
  7082. <name>RL</name>
  7083. <description>Watchdog counter reload value</description>
  7084. <bitOffset>0</bitOffset>
  7085. <bitWidth>12</bitWidth>
  7086. </field>
  7087. </fields>
  7088. </register>
  7089. <register>
  7090. <name>SR</name>
  7091. <displayName>SR</displayName>
  7092. <description>Status register</description>
  7093. <addressOffset>0xC</addressOffset>
  7094. <size>0x20</size>
  7095. <access>read-only</access>
  7096. <resetValue>0x00000000</resetValue>
  7097. <fields>
  7098. <field>
  7099. <name>WVU</name>
  7100. <description>Watchdog counter window value update</description>
  7101. <bitOffset>2</bitOffset>
  7102. <bitWidth>1</bitWidth>
  7103. </field>
  7104. <field>
  7105. <name>RVU</name>
  7106. <description>Watchdog counter reload value update</description>
  7107. <bitOffset>1</bitOffset>
  7108. <bitWidth>1</bitWidth>
  7109. </field>
  7110. <field>
  7111. <name>PVU</name>
  7112. <description>Watchdog prescaler value update</description>
  7113. <bitOffset>0</bitOffset>
  7114. <bitWidth>1</bitWidth>
  7115. </field>
  7116. </fields>
  7117. </register>
  7118. <register>
  7119. <name>WINR</name>
  7120. <displayName>WINR</displayName>
  7121. <description>Window register</description>
  7122. <addressOffset>0x10</addressOffset>
  7123. <size>0x20</size>
  7124. <access>read-write</access>
  7125. <resetValue>0x00000FFF</resetValue>
  7126. <fields>
  7127. <field>
  7128. <name>WIN</name>
  7129. <description>Watchdog counter window value</description>
  7130. <bitOffset>0</bitOffset>
  7131. <bitWidth>12</bitWidth>
  7132. </field>
  7133. </fields>
  7134. </register>
  7135. </registers>
  7136. </peripheral>
  7137. <peripheral>
  7138. <name>WWDG</name>
  7139. <description>System window watchdog</description>
  7140. <groupName>WWDG</groupName>
  7141. <baseAddress>0x40002C00</baseAddress>
  7142. <addressBlock>
  7143. <offset>0x0</offset>
  7144. <size>0x400</size>
  7145. <usage>registers</usage>
  7146. </addressBlock>
  7147. <interrupt>
  7148. <name>WWDG</name>
  7149. <description>Window Watchdog interrupt</description>
  7150. <value>0</value>
  7151. </interrupt>
  7152. <registers>
  7153. <register>
  7154. <name>CR</name>
  7155. <displayName>CR</displayName>
  7156. <description>Control register</description>
  7157. <addressOffset>0x0</addressOffset>
  7158. <size>0x20</size>
  7159. <access>read-write</access>
  7160. <resetValue>0x0000007F</resetValue>
  7161. <fields>
  7162. <field>
  7163. <name>WDGA</name>
  7164. <description>Activation bit</description>
  7165. <bitOffset>7</bitOffset>
  7166. <bitWidth>1</bitWidth>
  7167. </field>
  7168. <field>
  7169. <name>T</name>
  7170. <description>7-bit counter (MSB to LSB)</description>
  7171. <bitOffset>0</bitOffset>
  7172. <bitWidth>7</bitWidth>
  7173. </field>
  7174. </fields>
  7175. </register>
  7176. <register>
  7177. <name>CFR</name>
  7178. <displayName>CFR</displayName>
  7179. <description>Configuration register</description>
  7180. <addressOffset>0x4</addressOffset>
  7181. <size>0x20</size>
  7182. <access>read-write</access>
  7183. <resetValue>0x0000007F</resetValue>
  7184. <fields>
  7185. <field>
  7186. <name>WDGTB</name>
  7187. <description>Timer base</description>
  7188. <bitOffset>11</bitOffset>
  7189. <bitWidth>3</bitWidth>
  7190. </field>
  7191. <field>
  7192. <name>EWI</name>
  7193. <description>Early wakeup interrupt</description>
  7194. <bitOffset>9</bitOffset>
  7195. <bitWidth>1</bitWidth>
  7196. </field>
  7197. <field>
  7198. <name>W</name>
  7199. <description>7-bit window value</description>
  7200. <bitOffset>0</bitOffset>
  7201. <bitWidth>7</bitWidth>
  7202. </field>
  7203. </fields>
  7204. </register>
  7205. <register>
  7206. <name>SR</name>
  7207. <displayName>SR</displayName>
  7208. <description>Status register</description>
  7209. <addressOffset>0x8</addressOffset>
  7210. <size>0x20</size>
  7211. <access>read-write</access>
  7212. <resetValue>0x00000000</resetValue>
  7213. <fields>
  7214. <field>
  7215. <name>EWIF</name>
  7216. <description>Early wakeup interrupt flag</description>
  7217. <bitOffset>0</bitOffset>
  7218. <bitWidth>1</bitWidth>
  7219. </field>
  7220. </fields>
  7221. </register>
  7222. </registers>
  7223. </peripheral>
  7224. <peripheral>
  7225. <name>I2C1</name>
  7226. <description>Inter-integrated circuit</description>
  7227. <groupName>I2C</groupName>
  7228. <baseAddress>0x40005400</baseAddress>
  7229. <addressBlock>
  7230. <offset>0x0</offset>
  7231. <size>0x400</size>
  7232. <usage>registers</usage>
  7233. </addressBlock>
  7234. <interrupt>
  7235. <name>I2C1_EV</name>
  7236. <description>I2C1 event interrupt</description>
  7237. <value>30</value>
  7238. </interrupt>
  7239. <interrupt>
  7240. <name>I2C1_ER</name>
  7241. <description>I2C1 error interrupt</description>
  7242. <value>31</value>
  7243. </interrupt>
  7244. <registers>
  7245. <register>
  7246. <name>CR1</name>
  7247. <displayName>CR1</displayName>
  7248. <description>Control register 1</description>
  7249. <addressOffset>0x0</addressOffset>
  7250. <size>0x20</size>
  7251. <access>read-write</access>
  7252. <resetValue>0x00000000</resetValue>
  7253. <fields>
  7254. <field>
  7255. <name>PE</name>
  7256. <description>Peripheral enable</description>
  7257. <bitOffset>0</bitOffset>
  7258. <bitWidth>1</bitWidth>
  7259. </field>
  7260. <field>
  7261. <name>TXIE</name>
  7262. <description>TX Interrupt enable</description>
  7263. <bitOffset>1</bitOffset>
  7264. <bitWidth>1</bitWidth>
  7265. </field>
  7266. <field>
  7267. <name>RXIE</name>
  7268. <description>RX Interrupt enable</description>
  7269. <bitOffset>2</bitOffset>
  7270. <bitWidth>1</bitWidth>
  7271. </field>
  7272. <field>
  7273. <name>ADDRIE</name>
  7274. <description>Address match interrupt enable (slave only)</description>
  7275. <bitOffset>3</bitOffset>
  7276. <bitWidth>1</bitWidth>
  7277. </field>
  7278. <field>
  7279. <name>NACKIE</name>
  7280. <description>Not acknowledge received interrupt enable</description>
  7281. <bitOffset>4</bitOffset>
  7282. <bitWidth>1</bitWidth>
  7283. </field>
  7284. <field>
  7285. <name>STOPIE</name>
  7286. <description>STOP detection Interrupt enable</description>
  7287. <bitOffset>5</bitOffset>
  7288. <bitWidth>1</bitWidth>
  7289. </field>
  7290. <field>
  7291. <name>TCIE</name>
  7292. <description>Transfer Complete interrupt enable</description>
  7293. <bitOffset>6</bitOffset>
  7294. <bitWidth>1</bitWidth>
  7295. </field>
  7296. <field>
  7297. <name>ERRIE</name>
  7298. <description>Error interrupts enable</description>
  7299. <bitOffset>7</bitOffset>
  7300. <bitWidth>1</bitWidth>
  7301. </field>
  7302. <field>
  7303. <name>DNF</name>
  7304. <description>Digital noise filter</description>
  7305. <bitOffset>8</bitOffset>
  7306. <bitWidth>4</bitWidth>
  7307. </field>
  7308. <field>
  7309. <name>ANFOFF</name>
  7310. <description>Analog noise filter OFF</description>
  7311. <bitOffset>12</bitOffset>
  7312. <bitWidth>1</bitWidth>
  7313. </field>
  7314. <field>
  7315. <name>TXDMAEN</name>
  7316. <description>DMA transmission requests enable</description>
  7317. <bitOffset>14</bitOffset>
  7318. <bitWidth>1</bitWidth>
  7319. </field>
  7320. <field>
  7321. <name>RXDMAEN</name>
  7322. <description>DMA reception requests enable</description>
  7323. <bitOffset>15</bitOffset>
  7324. <bitWidth>1</bitWidth>
  7325. </field>
  7326. <field>
  7327. <name>SBC</name>
  7328. <description>Slave byte control</description>
  7329. <bitOffset>16</bitOffset>
  7330. <bitWidth>1</bitWidth>
  7331. </field>
  7332. <field>
  7333. <name>NOSTRETCH</name>
  7334. <description>Clock stretching disable</description>
  7335. <bitOffset>17</bitOffset>
  7336. <bitWidth>1</bitWidth>
  7337. </field>
  7338. <field>
  7339. <name>WUPEN</name>
  7340. <description>Wakeup from STOP enable</description>
  7341. <bitOffset>18</bitOffset>
  7342. <bitWidth>1</bitWidth>
  7343. </field>
  7344. <field>
  7345. <name>GCEN</name>
  7346. <description>General call enable</description>
  7347. <bitOffset>19</bitOffset>
  7348. <bitWidth>1</bitWidth>
  7349. </field>
  7350. <field>
  7351. <name>SMBHEN</name>
  7352. <description>SMBus Host address enable</description>
  7353. <bitOffset>20</bitOffset>
  7354. <bitWidth>1</bitWidth>
  7355. </field>
  7356. <field>
  7357. <name>SMBDEN</name>
  7358. <description>SMBus Device Default address enable</description>
  7359. <bitOffset>21</bitOffset>
  7360. <bitWidth>1</bitWidth>
  7361. </field>
  7362. <field>
  7363. <name>ALERTEN</name>
  7364. <description>SMBUS alert enable</description>
  7365. <bitOffset>22</bitOffset>
  7366. <bitWidth>1</bitWidth>
  7367. </field>
  7368. <field>
  7369. <name>PECEN</name>
  7370. <description>PEC enable</description>
  7371. <bitOffset>23</bitOffset>
  7372. <bitWidth>1</bitWidth>
  7373. </field>
  7374. </fields>
  7375. </register>
  7376. <register>
  7377. <name>CR2</name>
  7378. <displayName>CR2</displayName>
  7379. <description>Control register 2</description>
  7380. <addressOffset>0x4</addressOffset>
  7381. <size>0x20</size>
  7382. <access>read-write</access>
  7383. <resetValue>0x00000000</resetValue>
  7384. <fields>
  7385. <field>
  7386. <name>PECBYTE</name>
  7387. <description>Packet error checking byte</description>
  7388. <bitOffset>26</bitOffset>
  7389. <bitWidth>1</bitWidth>
  7390. </field>
  7391. <field>
  7392. <name>AUTOEND</name>
  7393. <description>Automatic end mode (master mode)</description>
  7394. <bitOffset>25</bitOffset>
  7395. <bitWidth>1</bitWidth>
  7396. </field>
  7397. <field>
  7398. <name>RELOAD</name>
  7399. <description>NBYTES reload mode</description>
  7400. <bitOffset>24</bitOffset>
  7401. <bitWidth>1</bitWidth>
  7402. </field>
  7403. <field>
  7404. <name>NBYTES</name>
  7405. <description>Number of bytes</description>
  7406. <bitOffset>16</bitOffset>
  7407. <bitWidth>8</bitWidth>
  7408. </field>
  7409. <field>
  7410. <name>NACK</name>
  7411. <description>NACK generation (slave mode)</description>
  7412. <bitOffset>15</bitOffset>
  7413. <bitWidth>1</bitWidth>
  7414. </field>
  7415. <field>
  7416. <name>STOP</name>
  7417. <description>Stop generation (master mode)</description>
  7418. <bitOffset>14</bitOffset>
  7419. <bitWidth>1</bitWidth>
  7420. </field>
  7421. <field>
  7422. <name>START</name>
  7423. <description>Start generation</description>
  7424. <bitOffset>13</bitOffset>
  7425. <bitWidth>1</bitWidth>
  7426. </field>
  7427. <field>
  7428. <name>HEAD10R</name>
  7429. <description>10-bit address header only read direction (master receiver mode)</description>
  7430. <bitOffset>12</bitOffset>
  7431. <bitWidth>1</bitWidth>
  7432. </field>
  7433. <field>
  7434. <name>ADD10</name>
  7435. <description>10-bit addressing mode (master mode)</description>
  7436. <bitOffset>11</bitOffset>
  7437. <bitWidth>1</bitWidth>
  7438. </field>
  7439. <field>
  7440. <name>RD_WRN</name>
  7441. <description>Transfer direction (master mode)</description>
  7442. <bitOffset>10</bitOffset>
  7443. <bitWidth>1</bitWidth>
  7444. </field>
  7445. <field>
  7446. <name>SADD</name>
  7447. <description>Slave address bit (master mode)</description>
  7448. <bitOffset>0</bitOffset>
  7449. <bitWidth>10</bitWidth>
  7450. </field>
  7451. </fields>
  7452. </register>
  7453. <register>
  7454. <name>OAR1</name>
  7455. <displayName>OAR1</displayName>
  7456. <description>Own address register 1</description>
  7457. <addressOffset>0x8</addressOffset>
  7458. <size>0x20</size>
  7459. <access>read-write</access>
  7460. <resetValue>0x00000000</resetValue>
  7461. <fields>
  7462. <field>
  7463. <name>OA1</name>
  7464. <description>Interface address</description>
  7465. <bitOffset>0</bitOffset>
  7466. <bitWidth>10</bitWidth>
  7467. </field>
  7468. <field>
  7469. <name>OA1MODE</name>
  7470. <description>Own Address 1 10-bit mode</description>
  7471. <bitOffset>10</bitOffset>
  7472. <bitWidth>1</bitWidth>
  7473. </field>
  7474. <field>
  7475. <name>OA1EN</name>
  7476. <description>Own Address 1 enable</description>
  7477. <bitOffset>15</bitOffset>
  7478. <bitWidth>1</bitWidth>
  7479. </field>
  7480. </fields>
  7481. </register>
  7482. <register>
  7483. <name>OAR2</name>
  7484. <displayName>OAR2</displayName>
  7485. <description>Own address register 2</description>
  7486. <addressOffset>0xC</addressOffset>
  7487. <size>0x20</size>
  7488. <access>read-write</access>
  7489. <resetValue>0x00000000</resetValue>
  7490. <fields>
  7491. <field>
  7492. <name>OA2</name>
  7493. <description>Interface address</description>
  7494. <bitOffset>1</bitOffset>
  7495. <bitWidth>7</bitWidth>
  7496. </field>
  7497. <field>
  7498. <name>OA2MSK</name>
  7499. <description>Own Address 2 masks</description>
  7500. <bitOffset>8</bitOffset>
  7501. <bitWidth>3</bitWidth>
  7502. </field>
  7503. <field>
  7504. <name>OA2EN</name>
  7505. <description>Own Address 2 enable</description>
  7506. <bitOffset>15</bitOffset>
  7507. <bitWidth>1</bitWidth>
  7508. </field>
  7509. </fields>
  7510. </register>
  7511. <register>
  7512. <name>TIMINGR</name>
  7513. <displayName>TIMINGR</displayName>
  7514. <description>Timing register</description>
  7515. <addressOffset>0x10</addressOffset>
  7516. <size>0x20</size>
  7517. <access>read-write</access>
  7518. <resetValue>0x00000000</resetValue>
  7519. <fields>
  7520. <field>
  7521. <name>SCLL</name>
  7522. <description>SCL low period (master mode)</description>
  7523. <bitOffset>0</bitOffset>
  7524. <bitWidth>8</bitWidth>
  7525. </field>
  7526. <field>
  7527. <name>SCLH</name>
  7528. <description>SCL high period (master mode)</description>
  7529. <bitOffset>8</bitOffset>
  7530. <bitWidth>8</bitWidth>
  7531. </field>
  7532. <field>
  7533. <name>SDADEL</name>
  7534. <description>Data hold time</description>
  7535. <bitOffset>16</bitOffset>
  7536. <bitWidth>4</bitWidth>
  7537. </field>
  7538. <field>
  7539. <name>SCLDEL</name>
  7540. <description>Data setup time</description>
  7541. <bitOffset>20</bitOffset>
  7542. <bitWidth>4</bitWidth>
  7543. </field>
  7544. <field>
  7545. <name>PRESC</name>
  7546. <description>Timing prescaler</description>
  7547. <bitOffset>28</bitOffset>
  7548. <bitWidth>4</bitWidth>
  7549. </field>
  7550. </fields>
  7551. </register>
  7552. <register>
  7553. <name>TIMEOUTR</name>
  7554. <displayName>TIMEOUTR</displayName>
  7555. <description>Status register 1</description>
  7556. <addressOffset>0x14</addressOffset>
  7557. <size>0x20</size>
  7558. <access>read-write</access>
  7559. <resetValue>0x00000000</resetValue>
  7560. <fields>
  7561. <field>
  7562. <name>TIMEOUTA</name>
  7563. <description>Bus timeout A</description>
  7564. <bitOffset>0</bitOffset>
  7565. <bitWidth>12</bitWidth>
  7566. </field>
  7567. <field>
  7568. <name>TIDLE</name>
  7569. <description>Idle clock timeout detection</description>
  7570. <bitOffset>12</bitOffset>
  7571. <bitWidth>1</bitWidth>
  7572. </field>
  7573. <field>
  7574. <name>TIMOUTEN</name>
  7575. <description>Clock timeout enable</description>
  7576. <bitOffset>15</bitOffset>
  7577. <bitWidth>1</bitWidth>
  7578. </field>
  7579. <field>
  7580. <name>TIMEOUTB</name>
  7581. <description>Bus timeout B</description>
  7582. <bitOffset>16</bitOffset>
  7583. <bitWidth>12</bitWidth>
  7584. </field>
  7585. <field>
  7586. <name>TEXTEN</name>
  7587. <description>Extended clock timeout enable</description>
  7588. <bitOffset>31</bitOffset>
  7589. <bitWidth>1</bitWidth>
  7590. </field>
  7591. </fields>
  7592. </register>
  7593. <register>
  7594. <name>ISR</name>
  7595. <displayName>ISR</displayName>
  7596. <description>Interrupt and Status register</description>
  7597. <addressOffset>0x18</addressOffset>
  7598. <size>0x20</size>
  7599. <resetValue>0x00000001</resetValue>
  7600. <fields>
  7601. <field>
  7602. <name>ADDCODE</name>
  7603. <description>Address match code (Slave mode)</description>
  7604. <bitOffset>17</bitOffset>
  7605. <bitWidth>7</bitWidth>
  7606. <access>read-only</access>
  7607. </field>
  7608. <field>
  7609. <name>DIR</name>
  7610. <description>Transfer direction (Slave mode)</description>
  7611. <bitOffset>16</bitOffset>
  7612. <bitWidth>1</bitWidth>
  7613. <access>read-only</access>
  7614. </field>
  7615. <field>
  7616. <name>BUSY</name>
  7617. <description>Bus busy</description>
  7618. <bitOffset>15</bitOffset>
  7619. <bitWidth>1</bitWidth>
  7620. <access>read-only</access>
  7621. </field>
  7622. <field>
  7623. <name>ALERT</name>
  7624. <description>SMBus alert</description>
  7625. <bitOffset>13</bitOffset>
  7626. <bitWidth>1</bitWidth>
  7627. <access>read-only</access>
  7628. </field>
  7629. <field>
  7630. <name>TIMEOUT</name>
  7631. <description>Timeout or t_low detection flag</description>
  7632. <bitOffset>12</bitOffset>
  7633. <bitWidth>1</bitWidth>
  7634. <access>read-only</access>
  7635. </field>
  7636. <field>
  7637. <name>PECERR</name>
  7638. <description>PEC Error in reception</description>
  7639. <bitOffset>11</bitOffset>
  7640. <bitWidth>1</bitWidth>
  7641. <access>read-only</access>
  7642. </field>
  7643. <field>
  7644. <name>OVR</name>
  7645. <description>Overrun/Underrun (slave mode)</description>
  7646. <bitOffset>10</bitOffset>
  7647. <bitWidth>1</bitWidth>
  7648. <access>read-only</access>
  7649. </field>
  7650. <field>
  7651. <name>ARLO</name>
  7652. <description>Arbitration lost</description>
  7653. <bitOffset>9</bitOffset>
  7654. <bitWidth>1</bitWidth>
  7655. <access>read-only</access>
  7656. </field>
  7657. <field>
  7658. <name>BERR</name>
  7659. <description>Bus error</description>
  7660. <bitOffset>8</bitOffset>
  7661. <bitWidth>1</bitWidth>
  7662. <access>read-only</access>
  7663. </field>
  7664. <field>
  7665. <name>TCR</name>
  7666. <description>Transfer Complete Reload</description>
  7667. <bitOffset>7</bitOffset>
  7668. <bitWidth>1</bitWidth>
  7669. <access>read-only</access>
  7670. </field>
  7671. <field>
  7672. <name>TC</name>
  7673. <description>Transfer Complete (master mode)</description>
  7674. <bitOffset>6</bitOffset>
  7675. <bitWidth>1</bitWidth>
  7676. <access>read-only</access>
  7677. </field>
  7678. <field>
  7679. <name>STOPF</name>
  7680. <description>Stop detection flag</description>
  7681. <bitOffset>5</bitOffset>
  7682. <bitWidth>1</bitWidth>
  7683. <access>read-only</access>
  7684. </field>
  7685. <field>
  7686. <name>NACKF</name>
  7687. <description>Not acknowledge received flag</description>
  7688. <bitOffset>4</bitOffset>
  7689. <bitWidth>1</bitWidth>
  7690. <access>read-only</access>
  7691. </field>
  7692. <field>
  7693. <name>ADDR</name>
  7694. <description>Address matched (slave mode)</description>
  7695. <bitOffset>3</bitOffset>
  7696. <bitWidth>1</bitWidth>
  7697. <access>read-only</access>
  7698. </field>
  7699. <field>
  7700. <name>RXNE</name>
  7701. <description>Receive data register not empty (receivers)</description>
  7702. <bitOffset>2</bitOffset>
  7703. <bitWidth>1</bitWidth>
  7704. <access>read-only</access>
  7705. </field>
  7706. <field>
  7707. <name>TXIS</name>
  7708. <description>Transmit interrupt status (transmitters)</description>
  7709. <bitOffset>1</bitOffset>
  7710. <bitWidth>1</bitWidth>
  7711. <access>read-write</access>
  7712. </field>
  7713. <field>
  7714. <name>TXE</name>
  7715. <description>Transmit data register empty (transmitters)</description>
  7716. <bitOffset>0</bitOffset>
  7717. <bitWidth>1</bitWidth>
  7718. <access>read-write</access>
  7719. </field>
  7720. </fields>
  7721. </register>
  7722. <register>
  7723. <name>ICR</name>
  7724. <displayName>ICR</displayName>
  7725. <description>Interrupt clear register</description>
  7726. <addressOffset>0x1C</addressOffset>
  7727. <size>0x20</size>
  7728. <access>write-only</access>
  7729. <resetValue>0x00000000</resetValue>
  7730. <fields>
  7731. <field>
  7732. <name>ALERTCF</name>
  7733. <description>Alert flag clear</description>
  7734. <bitOffset>13</bitOffset>
  7735. <bitWidth>1</bitWidth>
  7736. </field>
  7737. <field>
  7738. <name>TIMOUTCF</name>
  7739. <description>Timeout detection flag clear</description>
  7740. <bitOffset>12</bitOffset>
  7741. <bitWidth>1</bitWidth>
  7742. </field>
  7743. <field>
  7744. <name>PECCF</name>
  7745. <description>PEC Error flag clear</description>
  7746. <bitOffset>11</bitOffset>
  7747. <bitWidth>1</bitWidth>
  7748. </field>
  7749. <field>
  7750. <name>OVRCF</name>
  7751. <description>Overrun/Underrun flag clear</description>
  7752. <bitOffset>10</bitOffset>
  7753. <bitWidth>1</bitWidth>
  7754. </field>
  7755. <field>
  7756. <name>ARLOCF</name>
  7757. <description>Arbitration lost flag clear</description>
  7758. <bitOffset>9</bitOffset>
  7759. <bitWidth>1</bitWidth>
  7760. </field>
  7761. <field>
  7762. <name>BERRCF</name>
  7763. <description>Bus error flag clear</description>
  7764. <bitOffset>8</bitOffset>
  7765. <bitWidth>1</bitWidth>
  7766. </field>
  7767. <field>
  7768. <name>STOPCF</name>
  7769. <description>Stop detection flag clear</description>
  7770. <bitOffset>5</bitOffset>
  7771. <bitWidth>1</bitWidth>
  7772. </field>
  7773. <field>
  7774. <name>NACKCF</name>
  7775. <description>Not Acknowledge flag clear</description>
  7776. <bitOffset>4</bitOffset>
  7777. <bitWidth>1</bitWidth>
  7778. </field>
  7779. <field>
  7780. <name>ADDRCF</name>
  7781. <description>Address Matched flag clear</description>
  7782. <bitOffset>3</bitOffset>
  7783. <bitWidth>1</bitWidth>
  7784. </field>
  7785. </fields>
  7786. </register>
  7787. <register>
  7788. <name>PECR</name>
  7789. <displayName>PECR</displayName>
  7790. <description>PEC register</description>
  7791. <addressOffset>0x20</addressOffset>
  7792. <size>0x20</size>
  7793. <access>read-only</access>
  7794. <resetValue>0x00000000</resetValue>
  7795. <fields>
  7796. <field>
  7797. <name>PEC</name>
  7798. <description>Packet error checking register</description>
  7799. <bitOffset>0</bitOffset>
  7800. <bitWidth>8</bitWidth>
  7801. </field>
  7802. </fields>
  7803. </register>
  7804. <register>
  7805. <name>RXDR</name>
  7806. <displayName>RXDR</displayName>
  7807. <description>Receive data register</description>
  7808. <addressOffset>0x24</addressOffset>
  7809. <size>0x20</size>
  7810. <access>read-only</access>
  7811. <resetValue>0x00000000</resetValue>
  7812. <fields>
  7813. <field>
  7814. <name>RXDATA</name>
  7815. <description>8-bit receive data</description>
  7816. <bitOffset>0</bitOffset>
  7817. <bitWidth>8</bitWidth>
  7818. </field>
  7819. </fields>
  7820. </register>
  7821. <register>
  7822. <name>TXDR</name>
  7823. <displayName>TXDR</displayName>
  7824. <description>Transmit data register</description>
  7825. <addressOffset>0x28</addressOffset>
  7826. <size>0x20</size>
  7827. <access>read-write</access>
  7828. <resetValue>0x00000000</resetValue>
  7829. <fields>
  7830. <field>
  7831. <name>TXDATA</name>
  7832. <description>8-bit transmit data</description>
  7833. <bitOffset>0</bitOffset>
  7834. <bitWidth>8</bitWidth>
  7835. </field>
  7836. </fields>
  7837. </register>
  7838. </registers>
  7839. </peripheral>
  7840. <peripheral derivedFrom="I2C1">
  7841. <name>I2C3</name>
  7842. <baseAddress>0x40005C00</baseAddress>
  7843. <interrupt>
  7844. <name>I2C3_EV</name>
  7845. <description>I2C3 event interrupt</description>
  7846. <value>32</value>
  7847. </interrupt>
  7848. <interrupt>
  7849. <name>I2C3_ER</name>
  7850. <description>I2C3 error interrupt</description>
  7851. <value>33</value>
  7852. </interrupt>
  7853. </peripheral>
  7854. <peripheral>
  7855. <name>Flash</name>
  7856. <description>Flash</description>
  7857. <groupName>Flash</groupName>
  7858. <baseAddress>0x58004000</baseAddress>
  7859. <addressBlock>
  7860. <offset>0x0</offset>
  7861. <size>0x90</size>
  7862. <usage>registers</usage>
  7863. </addressBlock>
  7864. <interrupt>
  7865. <name>FLASH</name>
  7866. <description>Flash global interrupt</description>
  7867. <value>4</value>
  7868. </interrupt>
  7869. <registers>
  7870. <register>
  7871. <name>ACR</name>
  7872. <displayName>ACR</displayName>
  7873. <description>Access control register</description>
  7874. <addressOffset>0x0</addressOffset>
  7875. <size>0x20</size>
  7876. <access>read-write</access>
  7877. <resetValue>0x00000600</resetValue>
  7878. <fields>
  7879. <field>
  7880. <name>LATENCY</name>
  7881. <description>Latency</description>
  7882. <bitOffset>0</bitOffset>
  7883. <bitWidth>3</bitWidth>
  7884. </field>
  7885. <field>
  7886. <name>PRFTEN</name>
  7887. <description>Prefetch enable</description>
  7888. <bitOffset>8</bitOffset>
  7889. <bitWidth>1</bitWidth>
  7890. </field>
  7891. <field>
  7892. <name>ICEN</name>
  7893. <description>Instruction cache enable</description>
  7894. <bitOffset>9</bitOffset>
  7895. <bitWidth>1</bitWidth>
  7896. </field>
  7897. <field>
  7898. <name>DCEN</name>
  7899. <description>Data cache enable</description>
  7900. <bitOffset>10</bitOffset>
  7901. <bitWidth>1</bitWidth>
  7902. </field>
  7903. <field>
  7904. <name>ICRST</name>
  7905. <description>Instruction cache reset</description>
  7906. <bitOffset>11</bitOffset>
  7907. <bitWidth>1</bitWidth>
  7908. </field>
  7909. <field>
  7910. <name>DCRST</name>
  7911. <description>Data cache reset</description>
  7912. <bitOffset>12</bitOffset>
  7913. <bitWidth>1</bitWidth>
  7914. </field>
  7915. <field>
  7916. <name>PES</name>
  7917. <description>CPU1 CortexM4 program erase suspend request</description>
  7918. <bitOffset>15</bitOffset>
  7919. <bitWidth>1</bitWidth>
  7920. </field>
  7921. <field>
  7922. <name>EMPTY</name>
  7923. <description>Flash User area empty</description>
  7924. <bitOffset>16</bitOffset>
  7925. <bitWidth>1</bitWidth>
  7926. </field>
  7927. </fields>
  7928. </register>
  7929. <register>
  7930. <name>KEYR</name>
  7931. <displayName>KEYR</displayName>
  7932. <description>Flash key register</description>
  7933. <addressOffset>0x8</addressOffset>
  7934. <size>0x20</size>
  7935. <access>write-only</access>
  7936. <resetValue>0x00000000</resetValue>
  7937. <fields>
  7938. <field>
  7939. <name>KEYR</name>
  7940. <description>KEYR</description>
  7941. <bitOffset>0</bitOffset>
  7942. <bitWidth>32</bitWidth>
  7943. </field>
  7944. </fields>
  7945. </register>
  7946. <register>
  7947. <name>OPTKEYR</name>
  7948. <displayName>OPTKEYR</displayName>
  7949. <description>Option byte key register</description>
  7950. <addressOffset>0xC</addressOffset>
  7951. <size>0x20</size>
  7952. <access>write-only</access>
  7953. <resetValue>0x00000000</resetValue>
  7954. <fields>
  7955. <field>
  7956. <name>OPTKEYR</name>
  7957. <description>Option byte key</description>
  7958. <bitOffset>0</bitOffset>
  7959. <bitWidth>32</bitWidth>
  7960. </field>
  7961. </fields>
  7962. </register>
  7963. <register>
  7964. <name>SR</name>
  7965. <displayName>SR</displayName>
  7966. <description>Status register</description>
  7967. <addressOffset>0x10</addressOffset>
  7968. <size>0x20</size>
  7969. <resetValue>0x00000000</resetValue>
  7970. <fields>
  7971. <field>
  7972. <name>EOP</name>
  7973. <description>End of operation</description>
  7974. <bitOffset>0</bitOffset>
  7975. <bitWidth>1</bitWidth>
  7976. <access>read-write</access>
  7977. </field>
  7978. <field>
  7979. <name>OPERR</name>
  7980. <description>Operation error</description>
  7981. <bitOffset>1</bitOffset>
  7982. <bitWidth>1</bitWidth>
  7983. <access>read-write</access>
  7984. </field>
  7985. <field>
  7986. <name>PROGERR</name>
  7987. <description>Programming error</description>
  7988. <bitOffset>3</bitOffset>
  7989. <bitWidth>1</bitWidth>
  7990. <access>read-write</access>
  7991. </field>
  7992. <field>
  7993. <name>WRPERR</name>
  7994. <description>Write protected error</description>
  7995. <bitOffset>4</bitOffset>
  7996. <bitWidth>1</bitWidth>
  7997. <access>read-write</access>
  7998. </field>
  7999. <field>
  8000. <name>PGAERR</name>
  8001. <description>Programming alignment error</description>
  8002. <bitOffset>5</bitOffset>
  8003. <bitWidth>1</bitWidth>
  8004. <access>read-write</access>
  8005. </field>
  8006. <field>
  8007. <name>SIZERR</name>
  8008. <description>Size error</description>
  8009. <bitOffset>6</bitOffset>
  8010. <bitWidth>1</bitWidth>
  8011. <access>read-write</access>
  8012. </field>
  8013. <field>
  8014. <name>PGSERR</name>
  8015. <description>Programming sequence error</description>
  8016. <bitOffset>7</bitOffset>
  8017. <bitWidth>1</bitWidth>
  8018. <access>read-write</access>
  8019. </field>
  8020. <field>
  8021. <name>MISERR</name>
  8022. <description>Fast programming data miss error</description>
  8023. <bitOffset>8</bitOffset>
  8024. <bitWidth>1</bitWidth>
  8025. <access>read-write</access>
  8026. </field>
  8027. <field>
  8028. <name>FASTERR</name>
  8029. <description>Fast programming error</description>
  8030. <bitOffset>9</bitOffset>
  8031. <bitWidth>1</bitWidth>
  8032. <access>read-write</access>
  8033. </field>
  8034. <field>
  8035. <name>OPTNV</name>
  8036. <description>User Option OPTVAL indication</description>
  8037. <bitOffset>13</bitOffset>
  8038. <bitWidth>1</bitWidth>
  8039. <access>read-only</access>
  8040. </field>
  8041. <field>
  8042. <name>RDERR</name>
  8043. <description>PCROP read error</description>
  8044. <bitOffset>14</bitOffset>
  8045. <bitWidth>1</bitWidth>
  8046. <access>read-write</access>
  8047. </field>
  8048. <field>
  8049. <name>OPTVERR</name>
  8050. <description>Option validity error</description>
  8051. <bitOffset>15</bitOffset>
  8052. <bitWidth>1</bitWidth>
  8053. <access>read-write</access>
  8054. </field>
  8055. <field>
  8056. <name>BSY</name>
  8057. <description>Busy</description>
  8058. <bitOffset>16</bitOffset>
  8059. <bitWidth>1</bitWidth>
  8060. <access>read-only</access>
  8061. </field>
  8062. <field>
  8063. <name>CFGBSY</name>
  8064. <description>Programming or erase configuration busy</description>
  8065. <bitOffset>18</bitOffset>
  8066. <bitWidth>1</bitWidth>
  8067. <access>read-only</access>
  8068. </field>
  8069. <field>
  8070. <name>PESD</name>
  8071. <description>Programming or erase operation suspended</description>
  8072. <bitOffset>19</bitOffset>
  8073. <bitWidth>1</bitWidth>
  8074. <access>read-only</access>
  8075. </field>
  8076. </fields>
  8077. </register>
  8078. <register>
  8079. <name>CR</name>
  8080. <displayName>CR</displayName>
  8081. <description>Flash control register</description>
  8082. <addressOffset>0x14</addressOffset>
  8083. <size>0x20</size>
  8084. <access>read-write</access>
  8085. <resetValue>0xC0000000</resetValue>
  8086. <fields>
  8087. <field>
  8088. <name>PG</name>
  8089. <description>Programming</description>
  8090. <bitOffset>0</bitOffset>
  8091. <bitWidth>1</bitWidth>
  8092. </field>
  8093. <field>
  8094. <name>PER</name>
  8095. <description>Page erase</description>
  8096. <bitOffset>1</bitOffset>
  8097. <bitWidth>1</bitWidth>
  8098. </field>
  8099. <field>
  8100. <name>MER</name>
  8101. <description>This bit triggers the mass erase (all user pages) when set</description>
  8102. <bitOffset>2</bitOffset>
  8103. <bitWidth>1</bitWidth>
  8104. </field>
  8105. <field>
  8106. <name>PNB</name>
  8107. <description>Page number selection</description>
  8108. <bitOffset>3</bitOffset>
  8109. <bitWidth>8</bitWidth>
  8110. </field>
  8111. <field>
  8112. <name>STRT</name>
  8113. <description>Start</description>
  8114. <bitOffset>16</bitOffset>
  8115. <bitWidth>1</bitWidth>
  8116. </field>
  8117. <field>
  8118. <name>OPTSTRT</name>
  8119. <description>Options modification start</description>
  8120. <bitOffset>17</bitOffset>
  8121. <bitWidth>1</bitWidth>
  8122. </field>
  8123. <field>
  8124. <name>FSTPG</name>
  8125. <description>Fast programming</description>
  8126. <bitOffset>18</bitOffset>
  8127. <bitWidth>1</bitWidth>
  8128. </field>
  8129. <field>
  8130. <name>EOPIE</name>
  8131. <description>End of operation interrupt enable</description>
  8132. <bitOffset>24</bitOffset>
  8133. <bitWidth>1</bitWidth>
  8134. </field>
  8135. <field>
  8136. <name>ERRIE</name>
  8137. <description>Error interrupt enable</description>
  8138. <bitOffset>25</bitOffset>
  8139. <bitWidth>1</bitWidth>
  8140. </field>
  8141. <field>
  8142. <name>RDERRIE</name>
  8143. <description>PCROP read error interrupt enable</description>
  8144. <bitOffset>26</bitOffset>
  8145. <bitWidth>1</bitWidth>
  8146. </field>
  8147. <field>
  8148. <name>OBL_LAUNCH</name>
  8149. <description>Force the option byte loading</description>
  8150. <bitOffset>27</bitOffset>
  8151. <bitWidth>1</bitWidth>
  8152. </field>
  8153. <field>
  8154. <name>OPTLOCK</name>
  8155. <description>Options Lock</description>
  8156. <bitOffset>30</bitOffset>
  8157. <bitWidth>1</bitWidth>
  8158. </field>
  8159. <field>
  8160. <name>LOCK</name>
  8161. <description>FLASH_CR Lock</description>
  8162. <bitOffset>31</bitOffset>
  8163. <bitWidth>1</bitWidth>
  8164. </field>
  8165. </fields>
  8166. </register>
  8167. <register>
  8168. <name>ECCR</name>
  8169. <displayName>ECCR</displayName>
  8170. <description>Flash ECC register</description>
  8171. <addressOffset>0x18</addressOffset>
  8172. <size>0x20</size>
  8173. <resetValue>0x00000000</resetValue>
  8174. <fields>
  8175. <field>
  8176. <name>ADDR_ECC</name>
  8177. <description>ECC fail address</description>
  8178. <bitOffset>0</bitOffset>
  8179. <bitWidth>17</bitWidth>
  8180. <access>read-only</access>
  8181. </field>
  8182. <field>
  8183. <name>SYSF_ECC</name>
  8184. <description>System Flash ECC fail</description>
  8185. <bitOffset>20</bitOffset>
  8186. <bitWidth>1</bitWidth>
  8187. <access>read-only</access>
  8188. </field>
  8189. <field>
  8190. <name>ECCCIE</name>
  8191. <description>ECC correction interrupt enable</description>
  8192. <bitOffset>24</bitOffset>
  8193. <bitWidth>1</bitWidth>
  8194. <access>read-write</access>
  8195. </field>
  8196. <field>
  8197. <name>CPUID</name>
  8198. <description>CPU identification</description>
  8199. <bitOffset>26</bitOffset>
  8200. <bitWidth>3</bitWidth>
  8201. <access>read-only</access>
  8202. </field>
  8203. <field>
  8204. <name>ECCC</name>
  8205. <description>ECC correction</description>
  8206. <bitOffset>30</bitOffset>
  8207. <bitWidth>1</bitWidth>
  8208. <access>read-write</access>
  8209. </field>
  8210. <field>
  8211. <name>ECCD</name>
  8212. <description>ECC detection</description>
  8213. <bitOffset>31</bitOffset>
  8214. <bitWidth>1</bitWidth>
  8215. <access>read-write</access>
  8216. </field>
  8217. </fields>
  8218. </register>
  8219. <register>
  8220. <name>OPTR</name>
  8221. <displayName>OPTR</displayName>
  8222. <description>Flash option register</description>
  8223. <addressOffset>0x20</addressOffset>
  8224. <size>0x20</size>
  8225. <access>read-write</access>
  8226. <resetValue>0x10708000</resetValue>
  8227. <fields>
  8228. <field>
  8229. <name>RDP</name>
  8230. <description>Read protection level</description>
  8231. <bitOffset>0</bitOffset>
  8232. <bitWidth>8</bitWidth>
  8233. </field>
  8234. <field>
  8235. <name>ESE</name>
  8236. <description>Security enabled</description>
  8237. <bitOffset>8</bitOffset>
  8238. <bitWidth>1</bitWidth>
  8239. </field>
  8240. <field>
  8241. <name>BOR_LEV</name>
  8242. <description>BOR reset Level</description>
  8243. <bitOffset>9</bitOffset>
  8244. <bitWidth>3</bitWidth>
  8245. </field>
  8246. <field>
  8247. <name>nRST_STOP</name>
  8248. <description>nRST_STOP</description>
  8249. <bitOffset>12</bitOffset>
  8250. <bitWidth>1</bitWidth>
  8251. </field>
  8252. <field>
  8253. <name>nRST_STDBY</name>
  8254. <description>nRST_STDBY</description>
  8255. <bitOffset>13</bitOffset>
  8256. <bitWidth>1</bitWidth>
  8257. </field>
  8258. <field>
  8259. <name>nRST_SHDW</name>
  8260. <description>nRST_SHDW</description>
  8261. <bitOffset>14</bitOffset>
  8262. <bitWidth>1</bitWidth>
  8263. </field>
  8264. <field>
  8265. <name>IDWG_SW</name>
  8266. <description>Independent watchdog selection</description>
  8267. <bitOffset>16</bitOffset>
  8268. <bitWidth>1</bitWidth>
  8269. </field>
  8270. <field>
  8271. <name>IWDG_STOP</name>
  8272. <description>Independent watchdog counter freeze in Stop mode</description>
  8273. <bitOffset>17</bitOffset>
  8274. <bitWidth>1</bitWidth>
  8275. </field>
  8276. <field>
  8277. <name>IWDG_STDBY</name>
  8278. <description>Independent watchdog counter freeze in Standby mode</description>
  8279. <bitOffset>18</bitOffset>
  8280. <bitWidth>1</bitWidth>
  8281. </field>
  8282. <field>
  8283. <name>WWDG_SW</name>
  8284. <description>Window watchdog selection</description>
  8285. <bitOffset>19</bitOffset>
  8286. <bitWidth>1</bitWidth>
  8287. </field>
  8288. <field>
  8289. <name>nBOOT1</name>
  8290. <description>Boot configuration</description>
  8291. <bitOffset>23</bitOffset>
  8292. <bitWidth>1</bitWidth>
  8293. </field>
  8294. <field>
  8295. <name>SRAM2_PE</name>
  8296. <description>SRAM2 parity check enable</description>
  8297. <bitOffset>24</bitOffset>
  8298. <bitWidth>1</bitWidth>
  8299. </field>
  8300. <field>
  8301. <name>SRAM2_RST</name>
  8302. <description>SRAM2 Erase when system reset</description>
  8303. <bitOffset>25</bitOffset>
  8304. <bitWidth>1</bitWidth>
  8305. </field>
  8306. <field>
  8307. <name>nSWBOOT0</name>
  8308. <description>Software Boot0</description>
  8309. <bitOffset>26</bitOffset>
  8310. <bitWidth>1</bitWidth>
  8311. </field>
  8312. <field>
  8313. <name>nBOOT0</name>
  8314. <description>nBoot0 option bit</description>
  8315. <bitOffset>27</bitOffset>
  8316. <bitWidth>1</bitWidth>
  8317. </field>
  8318. <field>
  8319. <name>AGC_TRIM</name>
  8320. <description>Radio Automatic Gain Control Trimming</description>
  8321. <bitOffset>29</bitOffset>
  8322. <bitWidth>3</bitWidth>
  8323. </field>
  8324. </fields>
  8325. </register>
  8326. <register>
  8327. <name>PCROP1ASR</name>
  8328. <displayName>PCROP1ASR</displayName>
  8329. <description>Flash Bank 1 PCROP Start address zone A register</description>
  8330. <addressOffset>0x24</addressOffset>
  8331. <size>0x20</size>
  8332. <access>read-write</access>
  8333. <resetValue>0xFFFFFE00</resetValue>
  8334. <fields>
  8335. <field>
  8336. <name>PCROP1A_STRT</name>
  8337. <description>Bank 1 PCROPQ area start offset</description>
  8338. <bitOffset>0</bitOffset>
  8339. <bitWidth>9</bitWidth>
  8340. </field>
  8341. </fields>
  8342. </register>
  8343. <register>
  8344. <name>PCROP1AER</name>
  8345. <displayName>PCROP1AER</displayName>
  8346. <description>Flash Bank 1 PCROP End address zone A register</description>
  8347. <addressOffset>0x28</addressOffset>
  8348. <size>0x20</size>
  8349. <access>read-write</access>
  8350. <resetValue>0x7FFFFE00</resetValue>
  8351. <fields>
  8352. <field>
  8353. <name>PCROP1A_END</name>
  8354. <description>Bank 1 PCROP area end offset</description>
  8355. <bitOffset>0</bitOffset>
  8356. <bitWidth>9</bitWidth>
  8357. </field>
  8358. <field>
  8359. <name>PCROP_RDP</name>
  8360. <description>PCROP area preserved when RDP level decreased</description>
  8361. <bitOffset>31</bitOffset>
  8362. <bitWidth>1</bitWidth>
  8363. </field>
  8364. </fields>
  8365. </register>
  8366. <register>
  8367. <name>WRP1AR</name>
  8368. <displayName>WRP1AR</displayName>
  8369. <description>Flash Bank 1 WRP area A address register</description>
  8370. <addressOffset>0x2C</addressOffset>
  8371. <size>0x20</size>
  8372. <access>read-write</access>
  8373. <resetValue>0xFF00FF00</resetValue>
  8374. <fields>
  8375. <field>
  8376. <name>WRP1A_STRT</name>
  8377. <description>Bank 1 WRP first area A start offset</description>
  8378. <bitOffset>0</bitOffset>
  8379. <bitWidth>8</bitWidth>
  8380. </field>
  8381. <field>
  8382. <name>WRP1A_END</name>
  8383. <description>Bank 1 WRP first area A end offset</description>
  8384. <bitOffset>16</bitOffset>
  8385. <bitWidth>8</bitWidth>
  8386. </field>
  8387. </fields>
  8388. </register>
  8389. <register>
  8390. <name>WRP1BR</name>
  8391. <displayName>WRP1BR</displayName>
  8392. <description>Flash Bank 1 WRP area B address register</description>
  8393. <addressOffset>0x30</addressOffset>
  8394. <size>0x20</size>
  8395. <access>read-write</access>
  8396. <resetValue>0xFF00FF00</resetValue>
  8397. <fields>
  8398. <field>
  8399. <name>WRP1B_STRT</name>
  8400. <description>Bank 1 WRP second area B end offset</description>
  8401. <bitOffset>16</bitOffset>
  8402. <bitWidth>8</bitWidth>
  8403. </field>
  8404. <field>
  8405. <name>WRP1B_END</name>
  8406. <description>Bank 1 WRP second area B start offset</description>
  8407. <bitOffset>0</bitOffset>
  8408. <bitWidth>8</bitWidth>
  8409. </field>
  8410. </fields>
  8411. </register>
  8412. <register>
  8413. <name>PCROP1BSR</name>
  8414. <displayName>PCROP1BSR</displayName>
  8415. <description>Flash Bank 1 PCROP Start address area B register</description>
  8416. <addressOffset>0x34</addressOffset>
  8417. <size>0x20</size>
  8418. <access>read-write</access>
  8419. <resetValue>0xFFFFFE00</resetValue>
  8420. <fields>
  8421. <field>
  8422. <name>PCROP1B_STRT</name>
  8423. <description>Bank 1 PCROP area B start offset</description>
  8424. <bitOffset>0</bitOffset>
  8425. <bitWidth>9</bitWidth>
  8426. </field>
  8427. </fields>
  8428. </register>
  8429. <register>
  8430. <name>PCROP1BER</name>
  8431. <displayName>PCROP1BER</displayName>
  8432. <description>Flash Bank 1 PCROP End address area B register</description>
  8433. <addressOffset>0x38</addressOffset>
  8434. <size>0x20</size>
  8435. <access>read-write</access>
  8436. <resetValue>0xFFFFFE00</resetValue>
  8437. <fields>
  8438. <field>
  8439. <name>PCROP1B_END</name>
  8440. <description>Bank 1 PCROP area end area B offset</description>
  8441. <bitOffset>0</bitOffset>
  8442. <bitWidth>9</bitWidth>
  8443. </field>
  8444. </fields>
  8445. </register>
  8446. <register>
  8447. <name>IPCCBR</name>
  8448. <displayName>IPCCBR</displayName>
  8449. <description>IPCC mailbox data buffer address register</description>
  8450. <addressOffset>0x3C</addressOffset>
  8451. <size>0x20</size>
  8452. <access>read-write</access>
  8453. <resetValue>0xFFFFC000</resetValue>
  8454. <fields>
  8455. <field>
  8456. <name>IPCCDBA</name>
  8457. <description>PCC mailbox data buffer base address</description>
  8458. <bitOffset>0</bitOffset>
  8459. <bitWidth>14</bitWidth>
  8460. </field>
  8461. </fields>
  8462. </register>
  8463. <register>
  8464. <name>C2ACR</name>
  8465. <displayName>C2ACR</displayName>
  8466. <description>CPU2 cortex M0 access control register</description>
  8467. <addressOffset>0x5C</addressOffset>
  8468. <size>0x20</size>
  8469. <access>read-write</access>
  8470. <resetValue>0x00000600</resetValue>
  8471. <fields>
  8472. <field>
  8473. <name>PRFTEN</name>
  8474. <description>CPU2 cortex M0 prefetch enable</description>
  8475. <bitOffset>8</bitOffset>
  8476. <bitWidth>1</bitWidth>
  8477. </field>
  8478. <field>
  8479. <name>ICEN</name>
  8480. <description>CPU2 cortex M0 instruction cache enable</description>
  8481. <bitOffset>9</bitOffset>
  8482. <bitWidth>1</bitWidth>
  8483. </field>
  8484. <field>
  8485. <name>ICRST</name>
  8486. <description>CPU2 cortex M0 instruction cache reset</description>
  8487. <bitOffset>11</bitOffset>
  8488. <bitWidth>1</bitWidth>
  8489. </field>
  8490. <field>
  8491. <name>PES</name>
  8492. <description>CPU2 cortex M0 program erase suspend request</description>
  8493. <bitOffset>15</bitOffset>
  8494. <bitWidth>1</bitWidth>
  8495. </field>
  8496. </fields>
  8497. </register>
  8498. <register>
  8499. <name>C2SR</name>
  8500. <displayName>C2SR</displayName>
  8501. <description>CPU2 cortex M0 status register</description>
  8502. <addressOffset>0x60</addressOffset>
  8503. <size>0x20</size>
  8504. <access>read-write</access>
  8505. <resetValue>0x00000000</resetValue>
  8506. <fields>
  8507. <field>
  8508. <name>EOP</name>
  8509. <description>End of operation</description>
  8510. <bitOffset>0</bitOffset>
  8511. <bitWidth>1</bitWidth>
  8512. </field>
  8513. <field>
  8514. <name>OPERR</name>
  8515. <description>Operation error</description>
  8516. <bitOffset>1</bitOffset>
  8517. <bitWidth>1</bitWidth>
  8518. </field>
  8519. <field>
  8520. <name>PROGERR</name>
  8521. <description>Programming error</description>
  8522. <bitOffset>3</bitOffset>
  8523. <bitWidth>1</bitWidth>
  8524. </field>
  8525. <field>
  8526. <name>WRPERR</name>
  8527. <description>write protection error</description>
  8528. <bitOffset>4</bitOffset>
  8529. <bitWidth>1</bitWidth>
  8530. </field>
  8531. <field>
  8532. <name>PGAERR</name>
  8533. <description>Programming alignment error</description>
  8534. <bitOffset>5</bitOffset>
  8535. <bitWidth>1</bitWidth>
  8536. </field>
  8537. <field>
  8538. <name>SIZERR</name>
  8539. <description>Size error</description>
  8540. <bitOffset>6</bitOffset>
  8541. <bitWidth>1</bitWidth>
  8542. </field>
  8543. <field>
  8544. <name>PGSERR</name>
  8545. <description>Programming sequence error</description>
  8546. <bitOffset>7</bitOffset>
  8547. <bitWidth>1</bitWidth>
  8548. </field>
  8549. <field>
  8550. <name>MISSERR</name>
  8551. <description>Fast programming data miss error</description>
  8552. <bitOffset>8</bitOffset>
  8553. <bitWidth>1</bitWidth>
  8554. </field>
  8555. <field>
  8556. <name>FASTERR</name>
  8557. <description>Fast programming error</description>
  8558. <bitOffset>9</bitOffset>
  8559. <bitWidth>1</bitWidth>
  8560. </field>
  8561. <field>
  8562. <name>RDERR</name>
  8563. <description>PCROP read error</description>
  8564. <bitOffset>14</bitOffset>
  8565. <bitWidth>1</bitWidth>
  8566. </field>
  8567. <field>
  8568. <name>BSY</name>
  8569. <description>Busy</description>
  8570. <bitOffset>16</bitOffset>
  8571. <bitWidth>1</bitWidth>
  8572. </field>
  8573. <field>
  8574. <name>CFGBSY</name>
  8575. <description>Programming or erase configuration busy</description>
  8576. <bitOffset>18</bitOffset>
  8577. <bitWidth>1</bitWidth>
  8578. </field>
  8579. <field>
  8580. <name>PESD</name>
  8581. <description>Programming or erase operation suspended</description>
  8582. <bitOffset>19</bitOffset>
  8583. <bitWidth>1</bitWidth>
  8584. </field>
  8585. </fields>
  8586. </register>
  8587. <register>
  8588. <name>C2CR</name>
  8589. <displayName>C2CR</displayName>
  8590. <description>CPU2 cortex M0 control register</description>
  8591. <addressOffset>0x64</addressOffset>
  8592. <size>0x20</size>
  8593. <access>read-write</access>
  8594. <resetValue>0x00000000</resetValue>
  8595. <fields>
  8596. <field>
  8597. <name>PG</name>
  8598. <description>Programming</description>
  8599. <bitOffset>0</bitOffset>
  8600. <bitWidth>1</bitWidth>
  8601. </field>
  8602. <field>
  8603. <name>PER</name>
  8604. <description>Page erase</description>
  8605. <bitOffset>1</bitOffset>
  8606. <bitWidth>1</bitWidth>
  8607. </field>
  8608. <field>
  8609. <name>MER</name>
  8610. <description>Masse erase</description>
  8611. <bitOffset>2</bitOffset>
  8612. <bitWidth>1</bitWidth>
  8613. </field>
  8614. <field>
  8615. <name>PNB</name>
  8616. <description>Page Number selection</description>
  8617. <bitOffset>3</bitOffset>
  8618. <bitWidth>8</bitWidth>
  8619. </field>
  8620. <field>
  8621. <name>STRT</name>
  8622. <description>Start</description>
  8623. <bitOffset>16</bitOffset>
  8624. <bitWidth>1</bitWidth>
  8625. </field>
  8626. <field>
  8627. <name>FSTPG</name>
  8628. <description>Fast programming</description>
  8629. <bitOffset>18</bitOffset>
  8630. <bitWidth>1</bitWidth>
  8631. </field>
  8632. <field>
  8633. <name>EOPIE</name>
  8634. <description>End of operation interrupt enable</description>
  8635. <bitOffset>24</bitOffset>
  8636. <bitWidth>1</bitWidth>
  8637. </field>
  8638. <field>
  8639. <name>ERRIE</name>
  8640. <description>Error interrupt enable</description>
  8641. <bitOffset>25</bitOffset>
  8642. <bitWidth>1</bitWidth>
  8643. </field>
  8644. <field>
  8645. <name>RDERRIE</name>
  8646. <description>PCROP read error interrupt enable</description>
  8647. <bitOffset>26</bitOffset>
  8648. <bitWidth>1</bitWidth>
  8649. </field>
  8650. </fields>
  8651. </register>
  8652. <register>
  8653. <name>SFR</name>
  8654. <displayName>SFR</displayName>
  8655. <description>Secure flash start address register</description>
  8656. <addressOffset>0x80</addressOffset>
  8657. <size>0x20</size>
  8658. <access>read-write</access>
  8659. <resetValue>0xFFFFEE00</resetValue>
  8660. <fields>
  8661. <field>
  8662. <name>SFSA</name>
  8663. <description>Secure flash start address</description>
  8664. <bitOffset>0</bitOffset>
  8665. <bitWidth>8</bitWidth>
  8666. </field>
  8667. <field>
  8668. <name>DDS</name>
  8669. <description>Disable Cortex M0 debug access</description>
  8670. <bitOffset>12</bitOffset>
  8671. <bitWidth>1</bitWidth>
  8672. </field>
  8673. <field>
  8674. <name>FSD</name>
  8675. <description>Flash security disable</description>
  8676. <bitOffset>8</bitOffset>
  8677. <bitWidth>1</bitWidth>
  8678. </field>
  8679. </fields>
  8680. </register>
  8681. <register>
  8682. <name>SRRVR</name>
  8683. <displayName>SRRVR</displayName>
  8684. <description>Secure SRAM2 start address and cortex M0 reset vector register</description>
  8685. <addressOffset>0x84</addressOffset>
  8686. <size>0x20</size>
  8687. <access>read-write</access>
  8688. <resetValue>0x01000000</resetValue>
  8689. <fields>
  8690. <field>
  8691. <name>SBRV</name>
  8692. <description>cortex M0 access control register</description>
  8693. <bitOffset>0</bitOffset>
  8694. <bitWidth>18</bitWidth>
  8695. </field>
  8696. <field>
  8697. <name>SBRSA</name>
  8698. <description>Secure backup SRAM2a start address</description>
  8699. <bitOffset>18</bitOffset>
  8700. <bitWidth>5</bitWidth>
  8701. </field>
  8702. <field>
  8703. <name>BRSD</name>
  8704. <description>backup SRAM2a security disable</description>
  8705. <bitOffset>23</bitOffset>
  8706. <bitWidth>1</bitWidth>
  8707. </field>
  8708. <field>
  8709. <name>SNBRSA</name>
  8710. <description>Secure non backup SRAM2a start address</description>
  8711. <bitOffset>25</bitOffset>
  8712. <bitWidth>5</bitWidth>
  8713. </field>
  8714. <field>
  8715. <name>C2OPT</name>
  8716. <description>CPU2 cortex M0 boot reset vector memory selection</description>
  8717. <bitOffset>31</bitOffset>
  8718. <bitWidth>1</bitWidth>
  8719. </field>
  8720. <field>
  8721. <name>NBRSD</name>
  8722. <description>non-backup SRAM2b security disable</description>
  8723. <bitOffset>30</bitOffset>
  8724. <bitWidth>1</bitWidth>
  8725. </field>
  8726. </fields>
  8727. </register>
  8728. </registers>
  8729. </peripheral>
  8730. <peripheral>
  8731. <name>QUADSPI</name>
  8732. <description>QuadSPI interface</description>
  8733. <groupName>QUADSPI</groupName>
  8734. <baseAddress>0xA0001000</baseAddress>
  8735. <addressBlock>
  8736. <offset>0x0</offset>
  8737. <size>0x400</size>
  8738. <usage>registers</usage>
  8739. </addressBlock>
  8740. <interrupt>
  8741. <name>QUADSPI</name>
  8742. <description>QSPI global interrupt</description>
  8743. <value>50</value>
  8744. </interrupt>
  8745. <registers>
  8746. <register>
  8747. <name>CR</name>
  8748. <displayName>CR</displayName>
  8749. <description>control register</description>
  8750. <addressOffset>0x0</addressOffset>
  8751. <size>0x20</size>
  8752. <access>read-write</access>
  8753. <resetValue>0x00000000</resetValue>
  8754. <fields>
  8755. <field>
  8756. <name>PRESCALER</name>
  8757. <description>Clock prescaler</description>
  8758. <bitOffset>24</bitOffset>
  8759. <bitWidth>8</bitWidth>
  8760. </field>
  8761. <field>
  8762. <name>PMM</name>
  8763. <description>Polling match mode</description>
  8764. <bitOffset>23</bitOffset>
  8765. <bitWidth>1</bitWidth>
  8766. </field>
  8767. <field>
  8768. <name>APMS</name>
  8769. <description>Automatic poll mode stop</description>
  8770. <bitOffset>22</bitOffset>
  8771. <bitWidth>1</bitWidth>
  8772. </field>
  8773. <field>
  8774. <name>TOIE</name>
  8775. <description>TimeOut interrupt enable</description>
  8776. <bitOffset>20</bitOffset>
  8777. <bitWidth>1</bitWidth>
  8778. </field>
  8779. <field>
  8780. <name>SMIE</name>
  8781. <description>Status match interrupt enable</description>
  8782. <bitOffset>19</bitOffset>
  8783. <bitWidth>1</bitWidth>
  8784. </field>
  8785. <field>
  8786. <name>FTIE</name>
  8787. <description>FIFO threshold interrupt enable</description>
  8788. <bitOffset>18</bitOffset>
  8789. <bitWidth>1</bitWidth>
  8790. </field>
  8791. <field>
  8792. <name>TCIE</name>
  8793. <description>Transfer complete interrupt enable</description>
  8794. <bitOffset>17</bitOffset>
  8795. <bitWidth>1</bitWidth>
  8796. </field>
  8797. <field>
  8798. <name>TEIE</name>
  8799. <description>Transfer error interrupt enable</description>
  8800. <bitOffset>16</bitOffset>
  8801. <bitWidth>1</bitWidth>
  8802. </field>
  8803. <field>
  8804. <name>FTHRES</name>
  8805. <description>FIFO threshold level</description>
  8806. <bitOffset>8</bitOffset>
  8807. <bitWidth>5</bitWidth>
  8808. </field>
  8809. <field>
  8810. <name>SSHIFT</name>
  8811. <description>Sample shift</description>
  8812. <bitOffset>4</bitOffset>
  8813. <bitWidth>1</bitWidth>
  8814. </field>
  8815. <field>
  8816. <name>TCEN</name>
  8817. <description>Timeout counter enable</description>
  8818. <bitOffset>3</bitOffset>
  8819. <bitWidth>1</bitWidth>
  8820. </field>
  8821. <field>
  8822. <name>DMAEN</name>
  8823. <description>DMA enable</description>
  8824. <bitOffset>2</bitOffset>
  8825. <bitWidth>1</bitWidth>
  8826. </field>
  8827. <field>
  8828. <name>ABORT</name>
  8829. <description>Abort request</description>
  8830. <bitOffset>1</bitOffset>
  8831. <bitWidth>1</bitWidth>
  8832. </field>
  8833. <field>
  8834. <name>EN</name>
  8835. <description>Enable</description>
  8836. <bitOffset>0</bitOffset>
  8837. <bitWidth>1</bitWidth>
  8838. </field>
  8839. </fields>
  8840. </register>
  8841. <register>
  8842. <name>DCR</name>
  8843. <displayName>DCR</displayName>
  8844. <description>device configuration register</description>
  8845. <addressOffset>0x4</addressOffset>
  8846. <size>0x20</size>
  8847. <access>read-write</access>
  8848. <resetValue>0x00000000</resetValue>
  8849. <fields>
  8850. <field>
  8851. <name>FSIZE</name>
  8852. <description>FLASH memory size</description>
  8853. <bitOffset>16</bitOffset>
  8854. <bitWidth>5</bitWidth>
  8855. </field>
  8856. <field>
  8857. <name>CSHT</name>
  8858. <description>Chip select high time</description>
  8859. <bitOffset>8</bitOffset>
  8860. <bitWidth>3</bitWidth>
  8861. </field>
  8862. <field>
  8863. <name>CKMODE</name>
  8864. <description>Mode 0 / mode 3</description>
  8865. <bitOffset>0</bitOffset>
  8866. <bitWidth>1</bitWidth>
  8867. </field>
  8868. </fields>
  8869. </register>
  8870. <register>
  8871. <name>SR</name>
  8872. <displayName>SR</displayName>
  8873. <description>status register</description>
  8874. <addressOffset>0x8</addressOffset>
  8875. <size>0x20</size>
  8876. <access>read-only</access>
  8877. <resetValue>0x00000000</resetValue>
  8878. <fields>
  8879. <field>
  8880. <name>FLEVEL</name>
  8881. <description>FIFO level</description>
  8882. <bitOffset>8</bitOffset>
  8883. <bitWidth>6</bitWidth>
  8884. </field>
  8885. <field>
  8886. <name>BUSY</name>
  8887. <description>Busy</description>
  8888. <bitOffset>5</bitOffset>
  8889. <bitWidth>1</bitWidth>
  8890. </field>
  8891. <field>
  8892. <name>TOF</name>
  8893. <description>Timeout flag</description>
  8894. <bitOffset>4</bitOffset>
  8895. <bitWidth>1</bitWidth>
  8896. </field>
  8897. <field>
  8898. <name>SMF</name>
  8899. <description>Status match flag</description>
  8900. <bitOffset>3</bitOffset>
  8901. <bitWidth>1</bitWidth>
  8902. </field>
  8903. <field>
  8904. <name>FTF</name>
  8905. <description>FIFO threshold flag</description>
  8906. <bitOffset>2</bitOffset>
  8907. <bitWidth>1</bitWidth>
  8908. </field>
  8909. <field>
  8910. <name>TCF</name>
  8911. <description>Transfer complete flag</description>
  8912. <bitOffset>1</bitOffset>
  8913. <bitWidth>1</bitWidth>
  8914. </field>
  8915. <field>
  8916. <name>TEF</name>
  8917. <description>Transfer error flag</description>
  8918. <bitOffset>0</bitOffset>
  8919. <bitWidth>1</bitWidth>
  8920. </field>
  8921. </fields>
  8922. </register>
  8923. <register>
  8924. <name>FCR</name>
  8925. <displayName>FCR</displayName>
  8926. <description>flag clear register</description>
  8927. <addressOffset>0xC</addressOffset>
  8928. <size>0x20</size>
  8929. <access>read-write</access>
  8930. <resetValue>0x00000000</resetValue>
  8931. <fields>
  8932. <field>
  8933. <name>CTOF</name>
  8934. <description>Clear timeout flag</description>
  8935. <bitOffset>4</bitOffset>
  8936. <bitWidth>1</bitWidth>
  8937. </field>
  8938. <field>
  8939. <name>CSMF</name>
  8940. <description>Clear status match flag</description>
  8941. <bitOffset>3</bitOffset>
  8942. <bitWidth>1</bitWidth>
  8943. </field>
  8944. <field>
  8945. <name>CTCF</name>
  8946. <description>Clear transfer complete flag</description>
  8947. <bitOffset>1</bitOffset>
  8948. <bitWidth>1</bitWidth>
  8949. </field>
  8950. <field>
  8951. <name>CTEF</name>
  8952. <description>Clear transfer error flag</description>
  8953. <bitOffset>0</bitOffset>
  8954. <bitWidth>1</bitWidth>
  8955. </field>
  8956. </fields>
  8957. </register>
  8958. <register>
  8959. <name>DLR</name>
  8960. <displayName>DLR</displayName>
  8961. <description>data length register</description>
  8962. <addressOffset>0x10</addressOffset>
  8963. <size>0x20</size>
  8964. <access>read-write</access>
  8965. <resetValue>0x00000000</resetValue>
  8966. <fields>
  8967. <field>
  8968. <name>DL</name>
  8969. <description>Data length</description>
  8970. <bitOffset>0</bitOffset>
  8971. <bitWidth>32</bitWidth>
  8972. </field>
  8973. </fields>
  8974. </register>
  8975. <register>
  8976. <name>CCR</name>
  8977. <displayName>CCR</displayName>
  8978. <description>communication configuration register</description>
  8979. <addressOffset>0x14</addressOffset>
  8980. <size>0x20</size>
  8981. <access>read-write</access>
  8982. <resetValue>0x00000000</resetValue>
  8983. <fields>
  8984. <field>
  8985. <name>DDRM</name>
  8986. <description>Double data rate mode</description>
  8987. <bitOffset>31</bitOffset>
  8988. <bitWidth>1</bitWidth>
  8989. </field>
  8990. <field>
  8991. <name>SIOO</name>
  8992. <description>Send instruction only once mode</description>
  8993. <bitOffset>28</bitOffset>
  8994. <bitWidth>1</bitWidth>
  8995. </field>
  8996. <field>
  8997. <name>FMODE</name>
  8998. <description>Functional mode</description>
  8999. <bitOffset>26</bitOffset>
  9000. <bitWidth>2</bitWidth>
  9001. </field>
  9002. <field>
  9003. <name>DMODE</name>
  9004. <description>Data mode</description>
  9005. <bitOffset>24</bitOffset>
  9006. <bitWidth>2</bitWidth>
  9007. </field>
  9008. <field>
  9009. <name>DCYC</name>
  9010. <description>Number of dummy cycles</description>
  9011. <bitOffset>18</bitOffset>
  9012. <bitWidth>5</bitWidth>
  9013. </field>
  9014. <field>
  9015. <name>ABSIZE</name>
  9016. <description>Alternate bytes size</description>
  9017. <bitOffset>16</bitOffset>
  9018. <bitWidth>2</bitWidth>
  9019. </field>
  9020. <field>
  9021. <name>ABMODE</name>
  9022. <description>Alternate bytes mode</description>
  9023. <bitOffset>14</bitOffset>
  9024. <bitWidth>2</bitWidth>
  9025. </field>
  9026. <field>
  9027. <name>ADSIZE</name>
  9028. <description>Address size</description>
  9029. <bitOffset>12</bitOffset>
  9030. <bitWidth>2</bitWidth>
  9031. </field>
  9032. <field>
  9033. <name>ADMODE</name>
  9034. <description>Address mode</description>
  9035. <bitOffset>10</bitOffset>
  9036. <bitWidth>2</bitWidth>
  9037. </field>
  9038. <field>
  9039. <name>IMODE</name>
  9040. <description>Instruction mode</description>
  9041. <bitOffset>8</bitOffset>
  9042. <bitWidth>2</bitWidth>
  9043. </field>
  9044. <field>
  9045. <name>INSTRUCTION</name>
  9046. <description>Instruction</description>
  9047. <bitOffset>0</bitOffset>
  9048. <bitWidth>8</bitWidth>
  9049. </field>
  9050. </fields>
  9051. </register>
  9052. <register>
  9053. <name>AR</name>
  9054. <displayName>AR</displayName>
  9055. <description>address register</description>
  9056. <addressOffset>0x18</addressOffset>
  9057. <size>0x20</size>
  9058. <access>read-write</access>
  9059. <resetValue>0x00000000</resetValue>
  9060. <fields>
  9061. <field>
  9062. <name>ADDRESS</name>
  9063. <description>Address</description>
  9064. <bitOffset>0</bitOffset>
  9065. <bitWidth>32</bitWidth>
  9066. </field>
  9067. </fields>
  9068. </register>
  9069. <register>
  9070. <name>ABR</name>
  9071. <displayName>ABR</displayName>
  9072. <description>ABR</description>
  9073. <addressOffset>0x1C</addressOffset>
  9074. <size>0x20</size>
  9075. <access>read-write</access>
  9076. <resetValue>0x00000000</resetValue>
  9077. <fields>
  9078. <field>
  9079. <name>ALTERNATE</name>
  9080. <description>ALTERNATE</description>
  9081. <bitOffset>0</bitOffset>
  9082. <bitWidth>32</bitWidth>
  9083. </field>
  9084. </fields>
  9085. </register>
  9086. <register>
  9087. <name>DR</name>
  9088. <displayName>DR</displayName>
  9089. <description>data register</description>
  9090. <addressOffset>0x20</addressOffset>
  9091. <size>0x20</size>
  9092. <access>read-write</access>
  9093. <resetValue>0x00000000</resetValue>
  9094. <fields>
  9095. <field>
  9096. <name>DATA</name>
  9097. <description>Data</description>
  9098. <bitOffset>0</bitOffset>
  9099. <bitWidth>32</bitWidth>
  9100. </field>
  9101. </fields>
  9102. </register>
  9103. <register>
  9104. <name>PSMKR</name>
  9105. <displayName>PSMKR</displayName>
  9106. <description>polling status mask register</description>
  9107. <addressOffset>0x24</addressOffset>
  9108. <size>0x20</size>
  9109. <access>read-write</access>
  9110. <resetValue>0x00000000</resetValue>
  9111. <fields>
  9112. <field>
  9113. <name>MASK</name>
  9114. <description>Status mask</description>
  9115. <bitOffset>0</bitOffset>
  9116. <bitWidth>32</bitWidth>
  9117. </field>
  9118. </fields>
  9119. </register>
  9120. <register>
  9121. <name>PSMAR</name>
  9122. <displayName>PSMAR</displayName>
  9123. <description>polling status match register</description>
  9124. <addressOffset>0x28</addressOffset>
  9125. <size>0x20</size>
  9126. <access>read-write</access>
  9127. <resetValue>0x00000000</resetValue>
  9128. <fields>
  9129. <field>
  9130. <name>MATCH</name>
  9131. <description>Status match</description>
  9132. <bitOffset>0</bitOffset>
  9133. <bitWidth>32</bitWidth>
  9134. </field>
  9135. </fields>
  9136. </register>
  9137. <register>
  9138. <name>PIR</name>
  9139. <displayName>PIR</displayName>
  9140. <description>polling interval register</description>
  9141. <addressOffset>0x2C</addressOffset>
  9142. <size>0x20</size>
  9143. <access>read-write</access>
  9144. <resetValue>0x00000000</resetValue>
  9145. <fields>
  9146. <field>
  9147. <name>INTERVAL</name>
  9148. <description>Polling interval</description>
  9149. <bitOffset>0</bitOffset>
  9150. <bitWidth>16</bitWidth>
  9151. </field>
  9152. </fields>
  9153. </register>
  9154. <register>
  9155. <name>LPTR</name>
  9156. <displayName>LPTR</displayName>
  9157. <description>low-power timeout register</description>
  9158. <addressOffset>0x30</addressOffset>
  9159. <size>0x20</size>
  9160. <access>read-write</access>
  9161. <resetValue>0x00000000</resetValue>
  9162. <fields>
  9163. <field>
  9164. <name>TIMEOUT</name>
  9165. <description>Timeout period</description>
  9166. <bitOffset>0</bitOffset>
  9167. <bitWidth>16</bitWidth>
  9168. </field>
  9169. </fields>
  9170. </register>
  9171. </registers>
  9172. </peripheral>
  9173. <peripheral>
  9174. <name>RCC</name>
  9175. <description>Reset and clock control</description>
  9176. <groupName>RCC</groupName>
  9177. <baseAddress>0x58000000</baseAddress>
  9178. <addressBlock>
  9179. <offset>0x0</offset>
  9180. <size>0x400</size>
  9181. <usage>registers</usage>
  9182. </addressBlock>
  9183. <interrupt>
  9184. <name>RCC</name>
  9185. <description>RCC global interrupt</description>
  9186. <value>5</value>
  9187. </interrupt>
  9188. <registers>
  9189. <register>
  9190. <name>CR</name>
  9191. <displayName>CR</displayName>
  9192. <description>Clock control register</description>
  9193. <addressOffset>0x0</addressOffset>
  9194. <size>0x20</size>
  9195. <resetValue>0x00000061</resetValue>
  9196. <fields>
  9197. <field>
  9198. <name>PLLSAI1RDY</name>
  9199. <description>SAI1 PLL clock ready flag</description>
  9200. <bitOffset>27</bitOffset>
  9201. <bitWidth>1</bitWidth>
  9202. <access>read-only</access>
  9203. </field>
  9204. <field>
  9205. <name>PLLSAI1ON</name>
  9206. <description>SAI1 PLL enable</description>
  9207. <bitOffset>26</bitOffset>
  9208. <bitWidth>1</bitWidth>
  9209. <access>read-write</access>
  9210. </field>
  9211. <field>
  9212. <name>PLLRDY</name>
  9213. <description>Main PLL clock ready flag</description>
  9214. <bitOffset>25</bitOffset>
  9215. <bitWidth>1</bitWidth>
  9216. <access>read-only</access>
  9217. </field>
  9218. <field>
  9219. <name>PLLON</name>
  9220. <description>Main PLL enable</description>
  9221. <bitOffset>24</bitOffset>
  9222. <bitWidth>1</bitWidth>
  9223. <access>read-write</access>
  9224. </field>
  9225. <field>
  9226. <name>HSEPRE</name>
  9227. <description>HSE sysclk and PLL M divider prescaler</description>
  9228. <bitOffset>20</bitOffset>
  9229. <bitWidth>1</bitWidth>
  9230. <access>read-write</access>
  9231. </field>
  9232. <field>
  9233. <name>CSSON</name>
  9234. <description>HSE Clock security system enable</description>
  9235. <bitOffset>19</bitOffset>
  9236. <bitWidth>1</bitWidth>
  9237. <access>write-only</access>
  9238. </field>
  9239. <field>
  9240. <name>HSEBYP</name>
  9241. <description>HSE crystal oscillator bypass</description>
  9242. <bitOffset>18</bitOffset>
  9243. <bitWidth>1</bitWidth>
  9244. <access>read-write</access>
  9245. </field>
  9246. <field>
  9247. <name>HSERDY</name>
  9248. <description>HSE clock ready flag</description>
  9249. <bitOffset>17</bitOffset>
  9250. <bitWidth>1</bitWidth>
  9251. <access>read-only</access>
  9252. </field>
  9253. <field>
  9254. <name>HSEON</name>
  9255. <description>HSE clock enabled</description>
  9256. <bitOffset>16</bitOffset>
  9257. <bitWidth>1</bitWidth>
  9258. <access>read-write</access>
  9259. </field>
  9260. <field>
  9261. <name>HSIKERDY</name>
  9262. <description>HSI kernel clock ready flag for peripherals requests</description>
  9263. <bitOffset>12</bitOffset>
  9264. <bitWidth>1</bitWidth>
  9265. <access>read-only</access>
  9266. </field>
  9267. <field>
  9268. <name>HSIASFS</name>
  9269. <description>HSI automatic start from Stop</description>
  9270. <bitOffset>11</bitOffset>
  9271. <bitWidth>1</bitWidth>
  9272. <access>read-write</access>
  9273. </field>
  9274. <field>
  9275. <name>HSIRDY</name>
  9276. <description>HSI clock ready flag</description>
  9277. <bitOffset>10</bitOffset>
  9278. <bitWidth>1</bitWidth>
  9279. <access>read-only</access>
  9280. </field>
  9281. <field>
  9282. <name>HSIKERON</name>
  9283. <description>HSI always enable for peripheral kernels</description>
  9284. <bitOffset>9</bitOffset>
  9285. <bitWidth>1</bitWidth>
  9286. <access>read-write</access>
  9287. </field>
  9288. <field>
  9289. <name>HSION</name>
  9290. <description>HSI clock enabled</description>
  9291. <bitOffset>8</bitOffset>
  9292. <bitWidth>1</bitWidth>
  9293. <access>read-write</access>
  9294. </field>
  9295. <field>
  9296. <name>MSIRANGE</name>
  9297. <description>MSI clock ranges</description>
  9298. <bitOffset>4</bitOffset>
  9299. <bitWidth>4</bitWidth>
  9300. <access>read-write</access>
  9301. </field>
  9302. <field>
  9303. <name>MSIPLLEN</name>
  9304. <description>MSI clock PLL enable</description>
  9305. <bitOffset>2</bitOffset>
  9306. <bitWidth>1</bitWidth>
  9307. <access>read-write</access>
  9308. </field>
  9309. <field>
  9310. <name>MSIRDY</name>
  9311. <description>MSI clock ready flag</description>
  9312. <bitOffset>1</bitOffset>
  9313. <bitWidth>1</bitWidth>
  9314. <access>read-only</access>
  9315. </field>
  9316. <field>
  9317. <name>MSION</name>
  9318. <description>MSI clock enable</description>
  9319. <bitOffset>0</bitOffset>
  9320. <bitWidth>1</bitWidth>
  9321. <access>read-write</access>
  9322. </field>
  9323. </fields>
  9324. </register>
  9325. <register>
  9326. <name>ICSCR</name>
  9327. <displayName>ICSCR</displayName>
  9328. <description>Internal clock sources calibration register</description>
  9329. <addressOffset>0x4</addressOffset>
  9330. <size>0x20</size>
  9331. <resetValue>0x40000000</resetValue>
  9332. <fields>
  9333. <field>
  9334. <name>HSITRIM</name>
  9335. <description>HSI clock trimming</description>
  9336. <bitOffset>24</bitOffset>
  9337. <bitWidth>7</bitWidth>
  9338. <access>read-write</access>
  9339. </field>
  9340. <field>
  9341. <name>HSICAL</name>
  9342. <description>HSI clock calibration</description>
  9343. <bitOffset>16</bitOffset>
  9344. <bitWidth>8</bitWidth>
  9345. <access>read-only</access>
  9346. </field>
  9347. <field>
  9348. <name>MSITRIM</name>
  9349. <description>MSI clock trimming</description>
  9350. <bitOffset>8</bitOffset>
  9351. <bitWidth>8</bitWidth>
  9352. <access>read-write</access>
  9353. </field>
  9354. <field>
  9355. <name>MSICAL</name>
  9356. <description>MSI clock calibration</description>
  9357. <bitOffset>0</bitOffset>
  9358. <bitWidth>8</bitWidth>
  9359. <access>read-only</access>
  9360. </field>
  9361. </fields>
  9362. </register>
  9363. <register>
  9364. <name>CFGR</name>
  9365. <displayName>CFGR</displayName>
  9366. <description>Clock configuration register</description>
  9367. <addressOffset>0x8</addressOffset>
  9368. <size>0x20</size>
  9369. <resetValue>0x00070000</resetValue>
  9370. <fields>
  9371. <field>
  9372. <name>MCOPRE</name>
  9373. <description>Microcontroller clock output prescaler</description>
  9374. <bitOffset>28</bitOffset>
  9375. <bitWidth>3</bitWidth>
  9376. <access>read-write</access>
  9377. </field>
  9378. <field>
  9379. <name>MCOSEL</name>
  9380. <description>Microcontroller clock output</description>
  9381. <bitOffset>24</bitOffset>
  9382. <bitWidth>4</bitWidth>
  9383. <access>read-write</access>
  9384. </field>
  9385. <field>
  9386. <name>PPRE2F</name>
  9387. <description>APB2 prescaler flag</description>
  9388. <bitOffset>18</bitOffset>
  9389. <bitWidth>1</bitWidth>
  9390. <access>read-only</access>
  9391. </field>
  9392. <field>
  9393. <name>PPRE1F</name>
  9394. <description>APB1 prescaler flag</description>
  9395. <bitOffset>17</bitOffset>
  9396. <bitWidth>1</bitWidth>
  9397. <access>read-only</access>
  9398. </field>
  9399. <field>
  9400. <name>HPREF</name>
  9401. <description>AHB prescaler flag</description>
  9402. <bitOffset>16</bitOffset>
  9403. <bitWidth>1</bitWidth>
  9404. <access>read-only</access>
  9405. </field>
  9406. <field>
  9407. <name>STOPWUCK</name>
  9408. <description>Wakeup from Stop and CSS backup clock selection</description>
  9409. <bitOffset>15</bitOffset>
  9410. <bitWidth>1</bitWidth>
  9411. <access>read-write</access>
  9412. </field>
  9413. <field>
  9414. <name>PPRE2</name>
  9415. <description>APB high-speed prescaler (APB2)</description>
  9416. <bitOffset>11</bitOffset>
  9417. <bitWidth>3</bitWidth>
  9418. <access>read-write</access>
  9419. </field>
  9420. <field>
  9421. <name>PPRE1</name>
  9422. <description>PB low-speed prescaler (APB1)</description>
  9423. <bitOffset>8</bitOffset>
  9424. <bitWidth>3</bitWidth>
  9425. <access>read-write</access>
  9426. </field>
  9427. <field>
  9428. <name>HPRE</name>
  9429. <description>AHB prescaler</description>
  9430. <bitOffset>4</bitOffset>
  9431. <bitWidth>4</bitWidth>
  9432. <access>read-write</access>
  9433. </field>
  9434. <field>
  9435. <name>SWS</name>
  9436. <description>System clock switch status</description>
  9437. <bitOffset>2</bitOffset>
  9438. <bitWidth>2</bitWidth>
  9439. <access>read-only</access>
  9440. </field>
  9441. <field>
  9442. <name>SW</name>
  9443. <description>System clock switch</description>
  9444. <bitOffset>0</bitOffset>
  9445. <bitWidth>2</bitWidth>
  9446. <access>read-write</access>
  9447. </field>
  9448. </fields>
  9449. </register>
  9450. <register>
  9451. <name>PLLCFGR</name>
  9452. <displayName>PLLCFGR</displayName>
  9453. <description>PLLSYS configuration register</description>
  9454. <addressOffset>0xC</addressOffset>
  9455. <size>0x20</size>
  9456. <access>read-write</access>
  9457. <resetValue>0x22040100</resetValue>
  9458. <fields>
  9459. <field>
  9460. <name>PLLR</name>
  9461. <description>Main PLLSYS division factor R for SYSCLK (system clock)</description>
  9462. <bitOffset>29</bitOffset>
  9463. <bitWidth>3</bitWidth>
  9464. </field>
  9465. <field>
  9466. <name>PLLREN</name>
  9467. <description>Main PLLSYSR PLLCLK output enable</description>
  9468. <bitOffset>28</bitOffset>
  9469. <bitWidth>1</bitWidth>
  9470. </field>
  9471. <field>
  9472. <name>PLLQ</name>
  9473. <description>Main PLLSYS division factor Q for PLLSYSUSBCLK</description>
  9474. <bitOffset>25</bitOffset>
  9475. <bitWidth>3</bitWidth>
  9476. </field>
  9477. <field>
  9478. <name>PLLQEN</name>
  9479. <description>Main PLLSYSQ output enable</description>
  9480. <bitOffset>24</bitOffset>
  9481. <bitWidth>1</bitWidth>
  9482. </field>
  9483. <field>
  9484. <name>PLLP</name>
  9485. <description>Main PLL division factor P for PPLSYSSAICLK</description>
  9486. <bitOffset>17</bitOffset>
  9487. <bitWidth>5</bitWidth>
  9488. </field>
  9489. <field>
  9490. <name>PLLPEN</name>
  9491. <description>Main PLLSYSP output enable</description>
  9492. <bitOffset>16</bitOffset>
  9493. <bitWidth>1</bitWidth>
  9494. </field>
  9495. <field>
  9496. <name>PLLN</name>
  9497. <description>Main PLLSYS multiplication factor N</description>
  9498. <bitOffset>8</bitOffset>
  9499. <bitWidth>7</bitWidth>
  9500. </field>
  9501. <field>
  9502. <name>PLLM</name>
  9503. <description>Division factor M for the main PLL and audio PLL (PLLSAI1 and PLLSAI2) input clock</description>
  9504. <bitOffset>4</bitOffset>
  9505. <bitWidth>3</bitWidth>
  9506. </field>
  9507. <field>
  9508. <name>PLLSRC</name>
  9509. <description>Main PLL, PLLSAI1 and PLLSAI2 entry clock source</description>
  9510. <bitOffset>0</bitOffset>
  9511. <bitWidth>2</bitWidth>
  9512. </field>
  9513. </fields>
  9514. </register>
  9515. <register>
  9516. <name>PLLSAI1CFGR</name>
  9517. <displayName>PLLSAI1CFGR</displayName>
  9518. <description>PLLSAI1 configuration register</description>
  9519. <addressOffset>0x10</addressOffset>
  9520. <size>0x20</size>
  9521. <access>read-write</access>
  9522. <resetValue>0x22040100</resetValue>
  9523. <fields>
  9524. <field>
  9525. <name>PLLR</name>
  9526. <description>PLLSAI division factor R for PLLADC1CLK (ADC clock)</description>
  9527. <bitOffset>29</bitOffset>
  9528. <bitWidth>3</bitWidth>
  9529. </field>
  9530. <field>
  9531. <name>PLLREN</name>
  9532. <description>PLLSAI PLLADC1CLK output enable</description>
  9533. <bitOffset>28</bitOffset>
  9534. <bitWidth>1</bitWidth>
  9535. </field>
  9536. <field>
  9537. <name>PLLQ</name>
  9538. <description>SAIPLL division factor Q for PLLSAIUSBCLK (48 MHz clock)</description>
  9539. <bitOffset>25</bitOffset>
  9540. <bitWidth>3</bitWidth>
  9541. </field>
  9542. <field>
  9543. <name>PLLQEN</name>
  9544. <description>SAIPLL PLLSAIUSBCLK output enable</description>
  9545. <bitOffset>24</bitOffset>
  9546. <bitWidth>1</bitWidth>
  9547. </field>
  9548. <field>
  9549. <name>PLLP</name>
  9550. <description>SAI1PLL division factor P for PLLSAICLK (SAI1clock)</description>
  9551. <bitOffset>17</bitOffset>
  9552. <bitWidth>5</bitWidth>
  9553. </field>
  9554. <field>
  9555. <name>PLLPEN</name>
  9556. <description>SAIPLL PLLSAI1CLK output enable</description>
  9557. <bitOffset>16</bitOffset>
  9558. <bitWidth>1</bitWidth>
  9559. </field>
  9560. <field>
  9561. <name>PLLN</name>
  9562. <description>SAIPLL multiplication factor for VCO</description>
  9563. <bitOffset>8</bitOffset>
  9564. <bitWidth>7</bitWidth>
  9565. </field>
  9566. </fields>
  9567. </register>
  9568. <register>
  9569. <name>CIER</name>
  9570. <displayName>CIER</displayName>
  9571. <description>Clock interrupt enable register</description>
  9572. <addressOffset>0x18</addressOffset>
  9573. <size>0x20</size>
  9574. <access>read-write</access>
  9575. <resetValue>0x00000000</resetValue>
  9576. <fields>
  9577. <field>
  9578. <name>LSI2RDYIE</name>
  9579. <description>LSI2 ready interrupt enable</description>
  9580. <bitOffset>11</bitOffset>
  9581. <bitWidth>1</bitWidth>
  9582. </field>
  9583. <field>
  9584. <name>HSI48RDYIE</name>
  9585. <description>HSI48 ready interrupt enable</description>
  9586. <bitOffset>10</bitOffset>
  9587. <bitWidth>1</bitWidth>
  9588. </field>
  9589. <field>
  9590. <name>LSECSSIE</name>
  9591. <description>LSE clock security system interrupt enable</description>
  9592. <bitOffset>9</bitOffset>
  9593. <bitWidth>1</bitWidth>
  9594. </field>
  9595. <field>
  9596. <name>PLLSAI1RDYIE</name>
  9597. <description>PLLSAI1 ready interrupt enable</description>
  9598. <bitOffset>6</bitOffset>
  9599. <bitWidth>1</bitWidth>
  9600. </field>
  9601. <field>
  9602. <name>PLLRDYIE</name>
  9603. <description>PLLSYS ready interrupt enable</description>
  9604. <bitOffset>5</bitOffset>
  9605. <bitWidth>1</bitWidth>
  9606. </field>
  9607. <field>
  9608. <name>HSERDYIE</name>
  9609. <description>HSE ready interrupt enable</description>
  9610. <bitOffset>4</bitOffset>
  9611. <bitWidth>1</bitWidth>
  9612. </field>
  9613. <field>
  9614. <name>HSIRDYIE</name>
  9615. <description>HSI ready interrupt enable</description>
  9616. <bitOffset>3</bitOffset>
  9617. <bitWidth>1</bitWidth>
  9618. </field>
  9619. <field>
  9620. <name>MSIRDYIE</name>
  9621. <description>MSI ready interrupt enable</description>
  9622. <bitOffset>2</bitOffset>
  9623. <bitWidth>1</bitWidth>
  9624. </field>
  9625. <field>
  9626. <name>LSERDYIE</name>
  9627. <description>LSE ready interrupt enable</description>
  9628. <bitOffset>1</bitOffset>
  9629. <bitWidth>1</bitWidth>
  9630. </field>
  9631. <field>
  9632. <name>LSI1RDYIE</name>
  9633. <description>LSI1 ready interrupt enable</description>
  9634. <bitOffset>0</bitOffset>
  9635. <bitWidth>1</bitWidth>
  9636. </field>
  9637. </fields>
  9638. </register>
  9639. <register>
  9640. <name>CIFR</name>
  9641. <displayName>CIFR</displayName>
  9642. <description>Clock interrupt flag register</description>
  9643. <addressOffset>0x1C</addressOffset>
  9644. <size>0x20</size>
  9645. <access>read-only</access>
  9646. <resetValue>0x00000000</resetValue>
  9647. <fields>
  9648. <field>
  9649. <name>LSI2RDYF</name>
  9650. <description>LSI2 ready interrupt flag</description>
  9651. <bitOffset>11</bitOffset>
  9652. <bitWidth>1</bitWidth>
  9653. </field>
  9654. <field>
  9655. <name>HSI48RDYF</name>
  9656. <description>HSI48 ready interrupt flag</description>
  9657. <bitOffset>10</bitOffset>
  9658. <bitWidth>1</bitWidth>
  9659. </field>
  9660. <field>
  9661. <name>LSECSSF</name>
  9662. <description>LSE Clock security system interrupt flag</description>
  9663. <bitOffset>9</bitOffset>
  9664. <bitWidth>1</bitWidth>
  9665. </field>
  9666. <field>
  9667. <name>HSECSSF</name>
  9668. <description>HSE Clock security system interrupt flag</description>
  9669. <bitOffset>8</bitOffset>
  9670. <bitWidth>1</bitWidth>
  9671. </field>
  9672. <field>
  9673. <name>PLLSAI1RDYF</name>
  9674. <description>PLLSAI1 ready interrupt flag</description>
  9675. <bitOffset>6</bitOffset>
  9676. <bitWidth>1</bitWidth>
  9677. </field>
  9678. <field>
  9679. <name>PLLRDYF</name>
  9680. <description>PLL ready interrupt flag</description>
  9681. <bitOffset>5</bitOffset>
  9682. <bitWidth>1</bitWidth>
  9683. </field>
  9684. <field>
  9685. <name>HSERDYF</name>
  9686. <description>HSE ready interrupt flag</description>
  9687. <bitOffset>4</bitOffset>
  9688. <bitWidth>1</bitWidth>
  9689. </field>
  9690. <field>
  9691. <name>HSIRDYF</name>
  9692. <description>HSI ready interrupt flag</description>
  9693. <bitOffset>3</bitOffset>
  9694. <bitWidth>1</bitWidth>
  9695. </field>
  9696. <field>
  9697. <name>MSIRDYF</name>
  9698. <description>MSI ready interrupt flag</description>
  9699. <bitOffset>2</bitOffset>
  9700. <bitWidth>1</bitWidth>
  9701. </field>
  9702. <field>
  9703. <name>LSERDYF</name>
  9704. <description>LSE ready interrupt flag</description>
  9705. <bitOffset>1</bitOffset>
  9706. <bitWidth>1</bitWidth>
  9707. </field>
  9708. <field>
  9709. <name>LSI1RDYF</name>
  9710. <description>LSI1 ready interrupt flag</description>
  9711. <bitOffset>0</bitOffset>
  9712. <bitWidth>1</bitWidth>
  9713. </field>
  9714. </fields>
  9715. </register>
  9716. <register>
  9717. <name>CICR</name>
  9718. <displayName>CICR</displayName>
  9719. <description>Clock interrupt clear register</description>
  9720. <addressOffset>0x20</addressOffset>
  9721. <size>0x20</size>
  9722. <access>write-only</access>
  9723. <resetValue>0x00000000</resetValue>
  9724. <fields>
  9725. <field>
  9726. <name>LSI2RDYC</name>
  9727. <description>LSI2 ready interrupt clear</description>
  9728. <bitOffset>11</bitOffset>
  9729. <bitWidth>1</bitWidth>
  9730. </field>
  9731. <field>
  9732. <name>HSI48RDYC</name>
  9733. <description>HSI48 ready interrupt clear</description>
  9734. <bitOffset>10</bitOffset>
  9735. <bitWidth>1</bitWidth>
  9736. </field>
  9737. <field>
  9738. <name>LSECSSC</name>
  9739. <description>LSE Clock security system interrupt clear</description>
  9740. <bitOffset>9</bitOffset>
  9741. <bitWidth>1</bitWidth>
  9742. </field>
  9743. <field>
  9744. <name>HSECSSC</name>
  9745. <description>HSE Clock security system interrupt clear</description>
  9746. <bitOffset>8</bitOffset>
  9747. <bitWidth>1</bitWidth>
  9748. </field>
  9749. <field>
  9750. <name>PLLSAI1RDYC</name>
  9751. <description>PLLSAI1 ready interrupt clear</description>
  9752. <bitOffset>6</bitOffset>
  9753. <bitWidth>1</bitWidth>
  9754. </field>
  9755. <field>
  9756. <name>PLLRDYC</name>
  9757. <description>PLL ready interrupt clear</description>
  9758. <bitOffset>5</bitOffset>
  9759. <bitWidth>1</bitWidth>
  9760. </field>
  9761. <field>
  9762. <name>HSERDYC</name>
  9763. <description>HSE ready interrupt clear</description>
  9764. <bitOffset>4</bitOffset>
  9765. <bitWidth>1</bitWidth>
  9766. </field>
  9767. <field>
  9768. <name>HSIRDYC</name>
  9769. <description>HSI ready interrupt clear</description>
  9770. <bitOffset>3</bitOffset>
  9771. <bitWidth>1</bitWidth>
  9772. </field>
  9773. <field>
  9774. <name>MSIRDYC</name>
  9775. <description>MSI ready interrupt clear</description>
  9776. <bitOffset>2</bitOffset>
  9777. <bitWidth>1</bitWidth>
  9778. </field>
  9779. <field>
  9780. <name>LSERDYC</name>
  9781. <description>LSE ready interrupt clear</description>
  9782. <bitOffset>1</bitOffset>
  9783. <bitWidth>1</bitWidth>
  9784. </field>
  9785. <field>
  9786. <name>LSI1RDYC</name>
  9787. <description>LSI1 ready interrupt clear</description>
  9788. <bitOffset>0</bitOffset>
  9789. <bitWidth>1</bitWidth>
  9790. </field>
  9791. </fields>
  9792. </register>
  9793. <register>
  9794. <name>SMPSCR</name>
  9795. <displayName>SMPSCR</displayName>
  9796. <description>Step Down converter control register</description>
  9797. <addressOffset>0x24</addressOffset>
  9798. <size>0x20</size>
  9799. <resetValue>0x00000301</resetValue>
  9800. <fields>
  9801. <field>
  9802. <name>SMPSSWS</name>
  9803. <description>Step Down converter clock switch status</description>
  9804. <bitOffset>8</bitOffset>
  9805. <bitWidth>2</bitWidth>
  9806. <access>read-only</access>
  9807. </field>
  9808. <field>
  9809. <name>SMPSDIV</name>
  9810. <description>Step Down converter clock prescaler</description>
  9811. <bitOffset>4</bitOffset>
  9812. <bitWidth>2</bitWidth>
  9813. <access>read-write</access>
  9814. </field>
  9815. <field>
  9816. <name>SMPSSEL</name>
  9817. <description>Step Down converter clock selection</description>
  9818. <bitOffset>0</bitOffset>
  9819. <bitWidth>2</bitWidth>
  9820. <access>read-write</access>
  9821. </field>
  9822. </fields>
  9823. </register>
  9824. <register>
  9825. <name>AHB1RSTR</name>
  9826. <displayName>AHB1RSTR</displayName>
  9827. <description>AHB1 peripheral reset register</description>
  9828. <addressOffset>0x28</addressOffset>
  9829. <size>0x20</size>
  9830. <access>read-write</access>
  9831. <resetValue>0x00000000</resetValue>
  9832. <fields>
  9833. <field>
  9834. <name>TSCRST</name>
  9835. <description>Touch Sensing Controller reset</description>
  9836. <bitOffset>16</bitOffset>
  9837. <bitWidth>1</bitWidth>
  9838. </field>
  9839. <field>
  9840. <name>CRCRST</name>
  9841. <description>CRC reset</description>
  9842. <bitOffset>12</bitOffset>
  9843. <bitWidth>1</bitWidth>
  9844. </field>
  9845. <field>
  9846. <name>DMAMUXRST</name>
  9847. <description>DMAMUX reset</description>
  9848. <bitOffset>2</bitOffset>
  9849. <bitWidth>1</bitWidth>
  9850. </field>
  9851. <field>
  9852. <name>DMA2RST</name>
  9853. <description>DMA2 reset</description>
  9854. <bitOffset>1</bitOffset>
  9855. <bitWidth>1</bitWidth>
  9856. </field>
  9857. <field>
  9858. <name>DMA1RST</name>
  9859. <description>DMA1 reset</description>
  9860. <bitOffset>0</bitOffset>
  9861. <bitWidth>1</bitWidth>
  9862. </field>
  9863. </fields>
  9864. </register>
  9865. <register>
  9866. <name>AHB2RSTR</name>
  9867. <displayName>AHB2RSTR</displayName>
  9868. <description>AHB2 peripheral reset register</description>
  9869. <addressOffset>0x2C</addressOffset>
  9870. <size>0x20</size>
  9871. <access>read-write</access>
  9872. <resetValue>0x00000000</resetValue>
  9873. <fields>
  9874. <field>
  9875. <name>AES1RST</name>
  9876. <description>AES1 hardware accelerator reset</description>
  9877. <bitOffset>16</bitOffset>
  9878. <bitWidth>1</bitWidth>
  9879. </field>
  9880. <field>
  9881. <name>ADCRST</name>
  9882. <description>ADC reset</description>
  9883. <bitOffset>13</bitOffset>
  9884. <bitWidth>1</bitWidth>
  9885. </field>
  9886. <field>
  9887. <name>GPIOHRST</name>
  9888. <description>IO port H reset</description>
  9889. <bitOffset>7</bitOffset>
  9890. <bitWidth>1</bitWidth>
  9891. </field>
  9892. <field>
  9893. <name>GPIOERST</name>
  9894. <description>IO port E reset</description>
  9895. <bitOffset>4</bitOffset>
  9896. <bitWidth>1</bitWidth>
  9897. </field>
  9898. <field>
  9899. <name>GPIODRST</name>
  9900. <description>IO port D reset</description>
  9901. <bitOffset>3</bitOffset>
  9902. <bitWidth>1</bitWidth>
  9903. </field>
  9904. <field>
  9905. <name>GPIOCRST</name>
  9906. <description>IO port C reset</description>
  9907. <bitOffset>2</bitOffset>
  9908. <bitWidth>1</bitWidth>
  9909. </field>
  9910. <field>
  9911. <name>GPIOBRST</name>
  9912. <description>IO port B reset</description>
  9913. <bitOffset>1</bitOffset>
  9914. <bitWidth>1</bitWidth>
  9915. </field>
  9916. <field>
  9917. <name>GPIOARST</name>
  9918. <description>IO port A reset</description>
  9919. <bitOffset>0</bitOffset>
  9920. <bitWidth>1</bitWidth>
  9921. </field>
  9922. </fields>
  9923. </register>
  9924. <register>
  9925. <name>AHB3RSTR</name>
  9926. <displayName>AHB3RSTR</displayName>
  9927. <description>AHB3 peripheral reset register</description>
  9928. <addressOffset>0x30</addressOffset>
  9929. <size>0x20</size>
  9930. <access>read-write</access>
  9931. <resetValue>0x00000000</resetValue>
  9932. <fields>
  9933. <field>
  9934. <name>FLASHRST</name>
  9935. <description>Flash interface reset</description>
  9936. <bitOffset>25</bitOffset>
  9937. <bitWidth>1</bitWidth>
  9938. </field>
  9939. <field>
  9940. <name>IPCCRST</name>
  9941. <description>IPCC interface reset</description>
  9942. <bitOffset>20</bitOffset>
  9943. <bitWidth>1</bitWidth>
  9944. </field>
  9945. <field>
  9946. <name>HSEMRST</name>
  9947. <description>HSEM interface reset</description>
  9948. <bitOffset>19</bitOffset>
  9949. <bitWidth>1</bitWidth>
  9950. </field>
  9951. <field>
  9952. <name>RNGRST</name>
  9953. <description>RNG interface reset</description>
  9954. <bitOffset>18</bitOffset>
  9955. <bitWidth>1</bitWidth>
  9956. </field>
  9957. <field>
  9958. <name>AES2RST</name>
  9959. <description>AES2 interface reset</description>
  9960. <bitOffset>17</bitOffset>
  9961. <bitWidth>1</bitWidth>
  9962. </field>
  9963. <field>
  9964. <name>PKARST</name>
  9965. <description>PKA interface reset</description>
  9966. <bitOffset>16</bitOffset>
  9967. <bitWidth>1</bitWidth>
  9968. </field>
  9969. <field>
  9970. <name>QSPIRST</name>
  9971. <description>Quad SPI memory interface reset</description>
  9972. <bitOffset>8</bitOffset>
  9973. <bitWidth>1</bitWidth>
  9974. </field>
  9975. </fields>
  9976. </register>
  9977. <register>
  9978. <name>APB1RSTR1</name>
  9979. <displayName>APB1RSTR1</displayName>
  9980. <description>APB1 peripheral reset register 1</description>
  9981. <addressOffset>0x38</addressOffset>
  9982. <size>0x20</size>
  9983. <access>read-write</access>
  9984. <resetValue>0x00000000</resetValue>
  9985. <fields>
  9986. <field>
  9987. <name>LPTIM1RST</name>
  9988. <description>Low Power Timer 1 reset</description>
  9989. <bitOffset>31</bitOffset>
  9990. <bitWidth>1</bitWidth>
  9991. </field>
  9992. <field>
  9993. <name>USBFSRST</name>
  9994. <description>USB FS reset</description>
  9995. <bitOffset>26</bitOffset>
  9996. <bitWidth>1</bitWidth>
  9997. </field>
  9998. <field>
  9999. <name>CRSRST</name>
  10000. <description>CRS reset</description>
  10001. <bitOffset>24</bitOffset>
  10002. <bitWidth>1</bitWidth>
  10003. </field>
  10004. <field>
  10005. <name>I2C3RST</name>
  10006. <description>I2C3 reset</description>
  10007. <bitOffset>23</bitOffset>
  10008. <bitWidth>1</bitWidth>
  10009. </field>
  10010. <field>
  10011. <name>I2C1RST</name>
  10012. <description>I2C1 reset</description>
  10013. <bitOffset>21</bitOffset>
  10014. <bitWidth>1</bitWidth>
  10015. </field>
  10016. <field>
  10017. <name>SPI2RST</name>
  10018. <description>SPI2 reset</description>
  10019. <bitOffset>14</bitOffset>
  10020. <bitWidth>1</bitWidth>
  10021. </field>
  10022. <field>
  10023. <name>LCDRST</name>
  10024. <description>LCD interface reset</description>
  10025. <bitOffset>9</bitOffset>
  10026. <bitWidth>1</bitWidth>
  10027. </field>
  10028. <field>
  10029. <name>TIM2RST</name>
  10030. <description>TIM2 timer reset</description>
  10031. <bitOffset>0</bitOffset>
  10032. <bitWidth>1</bitWidth>
  10033. </field>
  10034. </fields>
  10035. </register>
  10036. <register>
  10037. <name>APB1RSTR2</name>
  10038. <displayName>APB1RSTR2</displayName>
  10039. <description>APB1 peripheral reset register 2</description>
  10040. <addressOffset>0x3C</addressOffset>
  10041. <size>0x20</size>
  10042. <access>read-write</access>
  10043. <resetValue>0x00000000</resetValue>
  10044. <fields>
  10045. <field>
  10046. <name>LPTIM2RST</name>
  10047. <description>Low-power timer 2 reset</description>
  10048. <bitOffset>5</bitOffset>
  10049. <bitWidth>1</bitWidth>
  10050. </field>
  10051. <field>
  10052. <name>LPUART1RST</name>
  10053. <description>Low-power UART 1 reset</description>
  10054. <bitOffset>0</bitOffset>
  10055. <bitWidth>1</bitWidth>
  10056. </field>
  10057. </fields>
  10058. </register>
  10059. <register>
  10060. <name>APB2RSTR</name>
  10061. <displayName>APB2RSTR</displayName>
  10062. <description>APB2 peripheral reset register</description>
  10063. <addressOffset>0x40</addressOffset>
  10064. <size>0x20</size>
  10065. <access>read-write</access>
  10066. <resetValue>0x00000000</resetValue>
  10067. <fields>
  10068. <field>
  10069. <name>SAI1RST</name>
  10070. <description>Serial audio interface 1 (SAI1) reset</description>
  10071. <bitOffset>21</bitOffset>
  10072. <bitWidth>1</bitWidth>
  10073. </field>
  10074. <field>
  10075. <name>TIM17RST</name>
  10076. <description>TIM17 timer reset</description>
  10077. <bitOffset>18</bitOffset>
  10078. <bitWidth>1</bitWidth>
  10079. </field>
  10080. <field>
  10081. <name>TIM16RST</name>
  10082. <description>TIM16 timer reset</description>
  10083. <bitOffset>17</bitOffset>
  10084. <bitWidth>1</bitWidth>
  10085. </field>
  10086. <field>
  10087. <name>USART1RST</name>
  10088. <description>USART1 reset</description>
  10089. <bitOffset>14</bitOffset>
  10090. <bitWidth>1</bitWidth>
  10091. </field>
  10092. <field>
  10093. <name>SPI1RST</name>
  10094. <description>SPI1 reset</description>
  10095. <bitOffset>12</bitOffset>
  10096. <bitWidth>1</bitWidth>
  10097. </field>
  10098. <field>
  10099. <name>TIM1RST</name>
  10100. <description>TIM1 timer reset</description>
  10101. <bitOffset>11</bitOffset>
  10102. <bitWidth>1</bitWidth>
  10103. </field>
  10104. </fields>
  10105. </register>
  10106. <register>
  10107. <name>APB3RSTR</name>
  10108. <displayName>APB3RSTR</displayName>
  10109. <description>APB3 peripheral reset register</description>
  10110. <addressOffset>0x44</addressOffset>
  10111. <size>0x20</size>
  10112. <access>read-write</access>
  10113. <resetValue>0x00000000</resetValue>
  10114. <fields>
  10115. <field>
  10116. <name>RFRST</name>
  10117. <description>Radio system BLE reset</description>
  10118. <bitOffset>0</bitOffset>
  10119. <bitWidth>1</bitWidth>
  10120. </field>
  10121. </fields>
  10122. </register>
  10123. <register>
  10124. <name>AHB1ENR</name>
  10125. <displayName>AHB1ENR</displayName>
  10126. <description>AHB1 peripheral clock enable register</description>
  10127. <addressOffset>0x48</addressOffset>
  10128. <size>0x20</size>
  10129. <access>read-write</access>
  10130. <resetValue>0x00000100</resetValue>
  10131. <fields>
  10132. <field>
  10133. <name>TSCEN</name>
  10134. <description>Touch Sensing Controller clock enable</description>
  10135. <bitOffset>16</bitOffset>
  10136. <bitWidth>1</bitWidth>
  10137. </field>
  10138. <field>
  10139. <name>CRCEN</name>
  10140. <description>CPU1 CRC clock enable</description>
  10141. <bitOffset>12</bitOffset>
  10142. <bitWidth>1</bitWidth>
  10143. </field>
  10144. <field>
  10145. <name>DMAMUXEN</name>
  10146. <description>DMAMUX clock enable</description>
  10147. <bitOffset>2</bitOffset>
  10148. <bitWidth>1</bitWidth>
  10149. </field>
  10150. <field>
  10151. <name>DMA2EN</name>
  10152. <description>DMA2 clock enable</description>
  10153. <bitOffset>1</bitOffset>
  10154. <bitWidth>1</bitWidth>
  10155. </field>
  10156. <field>
  10157. <name>DMA1EN</name>
  10158. <description>DMA1 clock enable</description>
  10159. <bitOffset>0</bitOffset>
  10160. <bitWidth>1</bitWidth>
  10161. </field>
  10162. </fields>
  10163. </register>
  10164. <register>
  10165. <name>AHB2ENR</name>
  10166. <displayName>AHB2ENR</displayName>
  10167. <description>AHB2 peripheral clock enable register</description>
  10168. <addressOffset>0x4C</addressOffset>
  10169. <size>0x20</size>
  10170. <access>read-write</access>
  10171. <resetValue>0x00000000</resetValue>
  10172. <fields>
  10173. <field>
  10174. <name>AES1EN</name>
  10175. <description>AES1 accelerator clock enable</description>
  10176. <bitOffset>16</bitOffset>
  10177. <bitWidth>1</bitWidth>
  10178. </field>
  10179. <field>
  10180. <name>ADCEN</name>
  10181. <description>ADC clock enable</description>
  10182. <bitOffset>13</bitOffset>
  10183. <bitWidth>1</bitWidth>
  10184. </field>
  10185. <field>
  10186. <name>GPIOHEN</name>
  10187. <description>IO port H clock enable</description>
  10188. <bitOffset>7</bitOffset>
  10189. <bitWidth>1</bitWidth>
  10190. </field>
  10191. <field>
  10192. <name>GPIOEEN</name>
  10193. <description>IO port E clock enable</description>
  10194. <bitOffset>4</bitOffset>
  10195. <bitWidth>1</bitWidth>
  10196. </field>
  10197. <field>
  10198. <name>GPIODEN</name>
  10199. <description>IO port D clock enable</description>
  10200. <bitOffset>3</bitOffset>
  10201. <bitWidth>1</bitWidth>
  10202. </field>
  10203. <field>
  10204. <name>GPIOCEN</name>
  10205. <description>IO port C clock enable</description>
  10206. <bitOffset>2</bitOffset>
  10207. <bitWidth>1</bitWidth>
  10208. </field>
  10209. <field>
  10210. <name>GPIOBEN</name>
  10211. <description>IO port B clock enable</description>
  10212. <bitOffset>1</bitOffset>
  10213. <bitWidth>1</bitWidth>
  10214. </field>
  10215. <field>
  10216. <name>GPIOAEN</name>
  10217. <description>IO port A clock enable</description>
  10218. <bitOffset>0</bitOffset>
  10219. <bitWidth>1</bitWidth>
  10220. </field>
  10221. </fields>
  10222. </register>
  10223. <register>
  10224. <name>AHB3ENR</name>
  10225. <displayName>AHB3ENR</displayName>
  10226. <description>AHB3 peripheral clock enable register</description>
  10227. <addressOffset>0x50</addressOffset>
  10228. <size>0x20</size>
  10229. <access>read-write</access>
  10230. <resetValue>0x02080000</resetValue>
  10231. <fields>
  10232. <field>
  10233. <name>FLASHEN</name>
  10234. <description>FLASHEN</description>
  10235. <bitOffset>25</bitOffset>
  10236. <bitWidth>1</bitWidth>
  10237. </field>
  10238. <field>
  10239. <name>IPCCEN</name>
  10240. <description>IPCCEN</description>
  10241. <bitOffset>20</bitOffset>
  10242. <bitWidth>1</bitWidth>
  10243. </field>
  10244. <field>
  10245. <name>HSEMEN</name>
  10246. <description>HSEMEN</description>
  10247. <bitOffset>19</bitOffset>
  10248. <bitWidth>1</bitWidth>
  10249. </field>
  10250. <field>
  10251. <name>RNGEN</name>
  10252. <description>RNGEN</description>
  10253. <bitOffset>18</bitOffset>
  10254. <bitWidth>1</bitWidth>
  10255. </field>
  10256. <field>
  10257. <name>AES2EN</name>
  10258. <description>AES2EN</description>
  10259. <bitOffset>17</bitOffset>
  10260. <bitWidth>1</bitWidth>
  10261. </field>
  10262. <field>
  10263. <name>PKAEN</name>
  10264. <description>PKAEN</description>
  10265. <bitOffset>16</bitOffset>
  10266. <bitWidth>1</bitWidth>
  10267. </field>
  10268. <field>
  10269. <name>QSPIEN</name>
  10270. <description>QSPIEN</description>
  10271. <bitOffset>8</bitOffset>
  10272. <bitWidth>1</bitWidth>
  10273. </field>
  10274. </fields>
  10275. </register>
  10276. <register>
  10277. <name>APB1ENR1</name>
  10278. <displayName>APB1ENR1</displayName>
  10279. <description>APB1ENR1</description>
  10280. <addressOffset>0x58</addressOffset>
  10281. <size>0x20</size>
  10282. <access>read-write</access>
  10283. <resetValue>0x00000400</resetValue>
  10284. <fields>
  10285. <field>
  10286. <name>LPTIM1EN</name>
  10287. <description>CPU1 Low power timer 1 clock enable</description>
  10288. <bitOffset>31</bitOffset>
  10289. <bitWidth>1</bitWidth>
  10290. </field>
  10291. <field>
  10292. <name>USBEN</name>
  10293. <description>CPU1 USB clock enable</description>
  10294. <bitOffset>26</bitOffset>
  10295. <bitWidth>1</bitWidth>
  10296. </field>
  10297. <field>
  10298. <name>CRSEN</name>
  10299. <description>CPU1 CRS clock enable</description>
  10300. <bitOffset>24</bitOffset>
  10301. <bitWidth>1</bitWidth>
  10302. </field>
  10303. <field>
  10304. <name>I2C3EN</name>
  10305. <description>CPU1 I2C3 clock enable</description>
  10306. <bitOffset>23</bitOffset>
  10307. <bitWidth>1</bitWidth>
  10308. </field>
  10309. <field>
  10310. <name>I2C1EN</name>
  10311. <description>CPU1 I2C1 clock enable</description>
  10312. <bitOffset>21</bitOffset>
  10313. <bitWidth>1</bitWidth>
  10314. </field>
  10315. <field>
  10316. <name>SPI2EN</name>
  10317. <description>CPU1 SPI2 clock enable</description>
  10318. <bitOffset>14</bitOffset>
  10319. <bitWidth>1</bitWidth>
  10320. </field>
  10321. <field>
  10322. <name>WWDGEN</name>
  10323. <description>CPU1 Window watchdog clock enable</description>
  10324. <bitOffset>11</bitOffset>
  10325. <bitWidth>1</bitWidth>
  10326. </field>
  10327. <field>
  10328. <name>RTCAPBEN</name>
  10329. <description>CPU1 RTC APB clock enable</description>
  10330. <bitOffset>10</bitOffset>
  10331. <bitWidth>1</bitWidth>
  10332. </field>
  10333. <field>
  10334. <name>LCDEN</name>
  10335. <description>CPU1 LCD clock enable</description>
  10336. <bitOffset>9</bitOffset>
  10337. <bitWidth>1</bitWidth>
  10338. </field>
  10339. <field>
  10340. <name>TIM2EN</name>
  10341. <description>CPU1 TIM2 timer clock enable</description>
  10342. <bitOffset>0</bitOffset>
  10343. <bitWidth>1</bitWidth>
  10344. </field>
  10345. </fields>
  10346. </register>
  10347. <register>
  10348. <name>APB1ENR2</name>
  10349. <displayName>APB1ENR2</displayName>
  10350. <description>APB1 peripheral clock enable register 2</description>
  10351. <addressOffset>0x5C</addressOffset>
  10352. <size>0x20</size>
  10353. <access>read-write</access>
  10354. <resetValue>0x00000000</resetValue>
  10355. <fields>
  10356. <field>
  10357. <name>LPTIM2EN</name>
  10358. <description>CPU1 LPTIM2EN</description>
  10359. <bitOffset>5</bitOffset>
  10360. <bitWidth>1</bitWidth>
  10361. </field>
  10362. <field>
  10363. <name>LPUART1EN</name>
  10364. <description>CPU1 Low power UART 1 clock enable</description>
  10365. <bitOffset>0</bitOffset>
  10366. <bitWidth>1</bitWidth>
  10367. </field>
  10368. </fields>
  10369. </register>
  10370. <register>
  10371. <name>APB2ENR</name>
  10372. <displayName>APB2ENR</displayName>
  10373. <description>APB2ENR</description>
  10374. <addressOffset>0x60</addressOffset>
  10375. <size>0x20</size>
  10376. <access>read-write</access>
  10377. <resetValue>0x00000000</resetValue>
  10378. <fields>
  10379. <field>
  10380. <name>SAI1EN</name>
  10381. <description>CPU1 SAI1 clock enable</description>
  10382. <bitOffset>21</bitOffset>
  10383. <bitWidth>1</bitWidth>
  10384. </field>
  10385. <field>
  10386. <name>TIM17EN</name>
  10387. <description>CPU1 TIM17 timer clock enable</description>
  10388. <bitOffset>18</bitOffset>
  10389. <bitWidth>1</bitWidth>
  10390. </field>
  10391. <field>
  10392. <name>TIM16EN</name>
  10393. <description>CPU1 TIM16 timer clock enable</description>
  10394. <bitOffset>17</bitOffset>
  10395. <bitWidth>1</bitWidth>
  10396. </field>
  10397. <field>
  10398. <name>USART1EN</name>
  10399. <description>CPU1 USART1clock enable</description>
  10400. <bitOffset>14</bitOffset>
  10401. <bitWidth>1</bitWidth>
  10402. </field>
  10403. <field>
  10404. <name>SPI1EN</name>
  10405. <description>CPU1 SPI1 clock enable</description>
  10406. <bitOffset>12</bitOffset>
  10407. <bitWidth>1</bitWidth>
  10408. </field>
  10409. <field>
  10410. <name>TIM1EN</name>
  10411. <description>CPU1 TIM1 timer clock enable</description>
  10412. <bitOffset>11</bitOffset>
  10413. <bitWidth>1</bitWidth>
  10414. </field>
  10415. </fields>
  10416. </register>
  10417. <register>
  10418. <name>AHB1SMENR</name>
  10419. <displayName>AHB1SMENR</displayName>
  10420. <description>AHB1 peripheral clocks enable in Sleep and Stop modes register</description>
  10421. <addressOffset>0x68</addressOffset>
  10422. <size>0x20</size>
  10423. <access>read-write</access>
  10424. <resetValue>0x00011207</resetValue>
  10425. <fields>
  10426. <field>
  10427. <name>TSCSMEN</name>
  10428. <description>CPU1 Touch Sensing Controller clocks enable during Sleep and Stop modes</description>
  10429. <bitOffset>16</bitOffset>
  10430. <bitWidth>1</bitWidth>
  10431. </field>
  10432. <field>
  10433. <name>CRCSMEN</name>
  10434. <description>CPU1 CRCSMEN</description>
  10435. <bitOffset>12</bitOffset>
  10436. <bitWidth>1</bitWidth>
  10437. </field>
  10438. <field>
  10439. <name>SRAM1SMEN</name>
  10440. <description>CPU1 SRAM1 interface clocks enable during Sleep and Stop modes</description>
  10441. <bitOffset>9</bitOffset>
  10442. <bitWidth>1</bitWidth>
  10443. </field>
  10444. <field>
  10445. <name>DMAMUXSMEN</name>
  10446. <description>CPU1 DMAMUX clocks enable during Sleep and Stop modes</description>
  10447. <bitOffset>2</bitOffset>
  10448. <bitWidth>1</bitWidth>
  10449. </field>
  10450. <field>
  10451. <name>DMA2SMEN</name>
  10452. <description>CPU1 DMA2 clocks enable during Sleep and Stop modes</description>
  10453. <bitOffset>1</bitOffset>
  10454. <bitWidth>1</bitWidth>
  10455. </field>
  10456. <field>
  10457. <name>DMA1SMEN</name>
  10458. <description>CPU1 DMA1 clocks enable during Sleep and Stop modes</description>
  10459. <bitOffset>0</bitOffset>
  10460. <bitWidth>1</bitWidth>
  10461. </field>
  10462. </fields>
  10463. </register>
  10464. <register>
  10465. <name>AHB2SMENR</name>
  10466. <displayName>AHB2SMENR</displayName>
  10467. <description>AHB2 peripheral clocks enable in Sleep and Stop modes register</description>
  10468. <addressOffset>0x6C</addressOffset>
  10469. <size>0x20</size>
  10470. <access>read-write</access>
  10471. <resetValue>0x0001209F</resetValue>
  10472. <fields>
  10473. <field>
  10474. <name>AES1SMEN</name>
  10475. <description>CPU1 AES1 accelerator clocks enable during Sleep and Stop modes</description>
  10476. <bitOffset>16</bitOffset>
  10477. <bitWidth>1</bitWidth>
  10478. </field>
  10479. <field>
  10480. <name>ADCFSSMEN</name>
  10481. <description>CPU1 ADC clocks enable during Sleep and Stop modes</description>
  10482. <bitOffset>13</bitOffset>
  10483. <bitWidth>1</bitWidth>
  10484. </field>
  10485. <field>
  10486. <name>GPIOHSMEN</name>
  10487. <description>CPU1 IO port H clocks enable during Sleep and Stop modes</description>
  10488. <bitOffset>7</bitOffset>
  10489. <bitWidth>1</bitWidth>
  10490. </field>
  10491. <field>
  10492. <name>GPIOESMEN</name>
  10493. <description>CPU1 IO port E clocks enable during Sleep and Stop modes</description>
  10494. <bitOffset>4</bitOffset>
  10495. <bitWidth>1</bitWidth>
  10496. </field>
  10497. <field>
  10498. <name>GPIODSMEN</name>
  10499. <description>CPU1 IO port D clocks enable during Sleep and Stop modes</description>
  10500. <bitOffset>3</bitOffset>
  10501. <bitWidth>1</bitWidth>
  10502. </field>
  10503. <field>
  10504. <name>GPIOCSMEN</name>
  10505. <description>CPU1 IO port C clocks enable during Sleep and Stop modes</description>
  10506. <bitOffset>2</bitOffset>
  10507. <bitWidth>1</bitWidth>
  10508. </field>
  10509. <field>
  10510. <name>GPIOBSMEN</name>
  10511. <description>CPU1 IO port B clocks enable during Sleep and Stop modes</description>
  10512. <bitOffset>1</bitOffset>
  10513. <bitWidth>1</bitWidth>
  10514. </field>
  10515. <field>
  10516. <name>GPIOASMEN</name>
  10517. <description>CPU1 IO port A clocks enable during Sleep and Stop modes</description>
  10518. <bitOffset>0</bitOffset>
  10519. <bitWidth>1</bitWidth>
  10520. </field>
  10521. </fields>
  10522. </register>
  10523. <register>
  10524. <name>AHB3SMENR</name>
  10525. <displayName>AHB3SMENR</displayName>
  10526. <description>AHB3 peripheral clocks enable in Sleep and Stop modes register</description>
  10527. <addressOffset>0x70</addressOffset>
  10528. <size>0x20</size>
  10529. <access>read-write</access>
  10530. <resetValue>0x03070100</resetValue>
  10531. <fields>
  10532. <field>
  10533. <name>FLASHSMEN</name>
  10534. <description>Flash interface clocks enable during CPU1 sleep mode</description>
  10535. <bitOffset>25</bitOffset>
  10536. <bitWidth>1</bitWidth>
  10537. </field>
  10538. <field>
  10539. <name>SRAM2SMEN</name>
  10540. <description>SRAM2a and SRAM2b memory interface clocks enable during CPU1 sleep mode</description>
  10541. <bitOffset>24</bitOffset>
  10542. <bitWidth>1</bitWidth>
  10543. </field>
  10544. <field>
  10545. <name>RNGSMEN</name>
  10546. <description>True RNG clocks enable during CPU1 sleep mode</description>
  10547. <bitOffset>18</bitOffset>
  10548. <bitWidth>1</bitWidth>
  10549. </field>
  10550. <field>
  10551. <name>AES2SMEN</name>
  10552. <description>AES2 accelerator clocks enable during CPU1 sleep mode</description>
  10553. <bitOffset>17</bitOffset>
  10554. <bitWidth>1</bitWidth>
  10555. </field>
  10556. <field>
  10557. <name>PKASMEN</name>
  10558. <description>PKA accelerator clocks enable during CPU1 sleep mode</description>
  10559. <bitOffset>16</bitOffset>
  10560. <bitWidth>1</bitWidth>
  10561. </field>
  10562. <field>
  10563. <name>QSPISMEN</name>
  10564. <description>QSPISMEN</description>
  10565. <bitOffset>8</bitOffset>
  10566. <bitWidth>1</bitWidth>
  10567. </field>
  10568. </fields>
  10569. </register>
  10570. <register>
  10571. <name>APB1SMENR1</name>
  10572. <displayName>APB1SMENR1</displayName>
  10573. <description>APB1SMENR1</description>
  10574. <addressOffset>0x78</addressOffset>
  10575. <size>0x20</size>
  10576. <access>read-write</access>
  10577. <resetValue>0x85A04E01</resetValue>
  10578. <fields>
  10579. <field>
  10580. <name>LPTIM1SMEN</name>
  10581. <description>Low power timer 1 clocks enable during CPU1 Sleep mode</description>
  10582. <bitOffset>31</bitOffset>
  10583. <bitWidth>1</bitWidth>
  10584. </field>
  10585. <field>
  10586. <name>USBSMEN</name>
  10587. <description>USB FS clocks enable during CPU1 Sleep mode</description>
  10588. <bitOffset>26</bitOffset>
  10589. <bitWidth>1</bitWidth>
  10590. </field>
  10591. <field>
  10592. <name>CRSMEN</name>
  10593. <description>CRS clocks enable during CPU1 Sleep mode</description>
  10594. <bitOffset>24</bitOffset>
  10595. <bitWidth>1</bitWidth>
  10596. </field>
  10597. <field>
  10598. <name>I2C3SMEN</name>
  10599. <description>I2C3 clocks enable during CPU1 Sleep mode</description>
  10600. <bitOffset>23</bitOffset>
  10601. <bitWidth>1</bitWidth>
  10602. </field>
  10603. <field>
  10604. <name>I2C1SMEN</name>
  10605. <description>I2C1 clocks enable during CPU1 Sleep mode</description>
  10606. <bitOffset>21</bitOffset>
  10607. <bitWidth>1</bitWidth>
  10608. </field>
  10609. <field>
  10610. <name>SPI2SMEN</name>
  10611. <description>SPI2 clocks enable during CPU1 Sleep mode</description>
  10612. <bitOffset>14</bitOffset>
  10613. <bitWidth>1</bitWidth>
  10614. </field>
  10615. <field>
  10616. <name>WWDGSMEN</name>
  10617. <description>Window watchdog clocks enable during CPU1 Sleep mode</description>
  10618. <bitOffset>11</bitOffset>
  10619. <bitWidth>1</bitWidth>
  10620. </field>
  10621. <field>
  10622. <name>RTCAPBSMEN</name>
  10623. <description>RTC APB clocks enable during CPU1 Sleep mode</description>
  10624. <bitOffset>10</bitOffset>
  10625. <bitWidth>1</bitWidth>
  10626. </field>
  10627. <field>
  10628. <name>LCDSMEN</name>
  10629. <description>LCD clocks enable during CPU1 Sleep mode</description>
  10630. <bitOffset>9</bitOffset>
  10631. <bitWidth>1</bitWidth>
  10632. </field>
  10633. <field>
  10634. <name>TIM2SMEN</name>
  10635. <description>TIM2 timer clocks enable during CPU1 Sleep mode</description>
  10636. <bitOffset>0</bitOffset>
  10637. <bitWidth>1</bitWidth>
  10638. </field>
  10639. </fields>
  10640. </register>
  10641. <register>
  10642. <name>APB1SMENR2</name>
  10643. <displayName>APB1SMENR2</displayName>
  10644. <description>APB1 peripheral clocks enable in Sleep and Stop modes register 2</description>
  10645. <addressOffset>0x7C</addressOffset>
  10646. <size>0x20</size>
  10647. <access>read-write</access>
  10648. <resetValue>0x000000021</resetValue>
  10649. <fields>
  10650. <field>
  10651. <name>LPTIM2SMEN</name>
  10652. <description>Low power timer 2 clocks enable during CPU1 Sleep mode</description>
  10653. <bitOffset>5</bitOffset>
  10654. <bitWidth>1</bitWidth>
  10655. </field>
  10656. <field>
  10657. <name>LPUART1SMEN</name>
  10658. <description>Low power UART 1 clocks enable during CPU1 Sleep mode</description>
  10659. <bitOffset>0</bitOffset>
  10660. <bitWidth>1</bitWidth>
  10661. </field>
  10662. </fields>
  10663. </register>
  10664. <register>
  10665. <name>APB2SMENR</name>
  10666. <displayName>APB2SMENR</displayName>
  10667. <description>APB2SMENR</description>
  10668. <addressOffset>0x80</addressOffset>
  10669. <size>0x20</size>
  10670. <access>read-write</access>
  10671. <resetValue>0x00265800</resetValue>
  10672. <fields>
  10673. <field>
  10674. <name>SAI1SMEN</name>
  10675. <description>SAI1 clocks enable during CPU1 Sleep mode</description>
  10676. <bitOffset>21</bitOffset>
  10677. <bitWidth>1</bitWidth>
  10678. </field>
  10679. <field>
  10680. <name>TIM17SMEN</name>
  10681. <description>TIM17 timer clocks enable during CPU1 Sleep mode</description>
  10682. <bitOffset>18</bitOffset>
  10683. <bitWidth>1</bitWidth>
  10684. </field>
  10685. <field>
  10686. <name>TIM16SMEN</name>
  10687. <description>TIM16 timer clocks enable during CPU1 Sleep mode</description>
  10688. <bitOffset>17</bitOffset>
  10689. <bitWidth>1</bitWidth>
  10690. </field>
  10691. <field>
  10692. <name>USART1SMEN</name>
  10693. <description>USART1clocks enable during CPU1 Sleep mode</description>
  10694. <bitOffset>14</bitOffset>
  10695. <bitWidth>1</bitWidth>
  10696. </field>
  10697. <field>
  10698. <name>SPI1SMEN</name>
  10699. <description>SPI1 clocks enable during CPU1 Sleep mode</description>
  10700. <bitOffset>12</bitOffset>
  10701. <bitWidth>1</bitWidth>
  10702. </field>
  10703. <field>
  10704. <name>TIM1SMEN</name>
  10705. <description>TIM1 timer clocks enable during CPU1 Sleep mode</description>
  10706. <bitOffset>11</bitOffset>
  10707. <bitWidth>1</bitWidth>
  10708. </field>
  10709. </fields>
  10710. </register>
  10711. <register>
  10712. <name>CCIPR</name>
  10713. <displayName>CCIPR</displayName>
  10714. <description>CCIPR</description>
  10715. <addressOffset>0x88</addressOffset>
  10716. <size>0x20</size>
  10717. <access>read-write</access>
  10718. <resetValue>0x00000000</resetValue>
  10719. <fields>
  10720. <field>
  10721. <name>RNGSEL</name>
  10722. <description>RNG clock source selection</description>
  10723. <bitOffset>30</bitOffset>
  10724. <bitWidth>2</bitWidth>
  10725. </field>
  10726. <field>
  10727. <name>ADCSEL</name>
  10728. <description>ADCs clock source selection</description>
  10729. <bitOffset>28</bitOffset>
  10730. <bitWidth>2</bitWidth>
  10731. </field>
  10732. <field>
  10733. <name>CLK48SEL</name>
  10734. <description>48 MHz clock source selection</description>
  10735. <bitOffset>26</bitOffset>
  10736. <bitWidth>2</bitWidth>
  10737. </field>
  10738. <field>
  10739. <name>SAI1SEL</name>
  10740. <description>SAI1 clock source selection</description>
  10741. <bitOffset>22</bitOffset>
  10742. <bitWidth>2</bitWidth>
  10743. </field>
  10744. <field>
  10745. <name>LPTIM2SEL</name>
  10746. <description>Low power timer 2 clock source selection</description>
  10747. <bitOffset>20</bitOffset>
  10748. <bitWidth>2</bitWidth>
  10749. </field>
  10750. <field>
  10751. <name>LPTIM1SEL</name>
  10752. <description>Low power timer 1 clock source selection</description>
  10753. <bitOffset>18</bitOffset>
  10754. <bitWidth>2</bitWidth>
  10755. </field>
  10756. <field>
  10757. <name>I2C3SEL</name>
  10758. <description>I2C3 clock source selection</description>
  10759. <bitOffset>16</bitOffset>
  10760. <bitWidth>2</bitWidth>
  10761. </field>
  10762. <field>
  10763. <name>I2C1SEL</name>
  10764. <description>I2C1 clock source selection</description>
  10765. <bitOffset>12</bitOffset>
  10766. <bitWidth>2</bitWidth>
  10767. </field>
  10768. <field>
  10769. <name>LPUART1SEL</name>
  10770. <description>LPUART1 clock source selection</description>
  10771. <bitOffset>10</bitOffset>
  10772. <bitWidth>2</bitWidth>
  10773. </field>
  10774. <field>
  10775. <name>USART1SEL</name>
  10776. <description>USART1 clock source selection</description>
  10777. <bitOffset>0</bitOffset>
  10778. <bitWidth>2</bitWidth>
  10779. </field>
  10780. </fields>
  10781. </register>
  10782. <register>
  10783. <name>BDCR</name>
  10784. <displayName>BDCR</displayName>
  10785. <description>BDCR</description>
  10786. <addressOffset>0x90</addressOffset>
  10787. <size>0x20</size>
  10788. <resetValue>0x00000000</resetValue>
  10789. <fields>
  10790. <field>
  10791. <name>LSCOSEL</name>
  10792. <description>Low speed clock output selection</description>
  10793. <bitOffset>25</bitOffset>
  10794. <bitWidth>1</bitWidth>
  10795. <access>read-write</access>
  10796. </field>
  10797. <field>
  10798. <name>LSCOEN</name>
  10799. <description>Low speed clock output enable</description>
  10800. <bitOffset>24</bitOffset>
  10801. <bitWidth>1</bitWidth>
  10802. <access>read-write</access>
  10803. </field>
  10804. <field>
  10805. <name>BDRST</name>
  10806. <description>Backup domain software reset</description>
  10807. <bitOffset>16</bitOffset>
  10808. <bitWidth>1</bitWidth>
  10809. <access>read-write</access>
  10810. </field>
  10811. <field>
  10812. <name>RTCEN</name>
  10813. <description>RTC clock enable</description>
  10814. <bitOffset>15</bitOffset>
  10815. <bitWidth>1</bitWidth>
  10816. <access>read-write</access>
  10817. </field>
  10818. <field>
  10819. <name>RTCSEL</name>
  10820. <description>RTC clock source selection</description>
  10821. <bitOffset>8</bitOffset>
  10822. <bitWidth>2</bitWidth>
  10823. <access>read-write</access>
  10824. </field>
  10825. <field>
  10826. <name>LSECSSD_</name>
  10827. <description>CSS on LSE failure detection</description>
  10828. <bitOffset>6</bitOffset>
  10829. <bitWidth>1</bitWidth>
  10830. <access>read-only</access>
  10831. </field>
  10832. <field>
  10833. <name>LSECSSON</name>
  10834. <description>LSECSSON</description>
  10835. <bitOffset>5</bitOffset>
  10836. <bitWidth>1</bitWidth>
  10837. <access>read-write</access>
  10838. </field>
  10839. <field>
  10840. <name>LSEDRV</name>
  10841. <description>SE oscillator drive capability</description>
  10842. <bitOffset>3</bitOffset>
  10843. <bitWidth>2</bitWidth>
  10844. <access>read-write</access>
  10845. </field>
  10846. <field>
  10847. <name>LSEBYP</name>
  10848. <description>LSE oscillator bypass</description>
  10849. <bitOffset>2</bitOffset>
  10850. <bitWidth>1</bitWidth>
  10851. <access>read-write</access>
  10852. </field>
  10853. <field>
  10854. <name>LSERDY</name>
  10855. <description>LSE oscillator ready</description>
  10856. <bitOffset>1</bitOffset>
  10857. <bitWidth>1</bitWidth>
  10858. <access>read-only</access>
  10859. </field>
  10860. <field>
  10861. <name>LSEON</name>
  10862. <description>LSE oscillator enable</description>
  10863. <bitOffset>0</bitOffset>
  10864. <bitWidth>1</bitWidth>
  10865. <access>read-write</access>
  10866. </field>
  10867. </fields>
  10868. </register>
  10869. <register>
  10870. <name>CSR</name>
  10871. <displayName>CSR</displayName>
  10872. <description>CSR</description>
  10873. <addressOffset>0x94</addressOffset>
  10874. <size>0x20</size>
  10875. <resetValue>0x0C000000</resetValue>
  10876. <fields>
  10877. <field>
  10878. <name>LPWRRSTF</name>
  10879. <description>Low-power reset flag</description>
  10880. <bitOffset>31</bitOffset>
  10881. <bitWidth>1</bitWidth>
  10882. <access>read-only</access>
  10883. </field>
  10884. <field>
  10885. <name>WWDGRSTF</name>
  10886. <description>Window watchdog reset flag</description>
  10887. <bitOffset>30</bitOffset>
  10888. <bitWidth>1</bitWidth>
  10889. <access>read-only</access>
  10890. </field>
  10891. <field>
  10892. <name>IWDGRSTF</name>
  10893. <description>Independent window watchdog reset flag</description>
  10894. <bitOffset>29</bitOffset>
  10895. <bitWidth>1</bitWidth>
  10896. <access>read-only</access>
  10897. </field>
  10898. <field>
  10899. <name>SFTRSTF</name>
  10900. <description>Software reset flag</description>
  10901. <bitOffset>28</bitOffset>
  10902. <bitWidth>1</bitWidth>
  10903. <access>read-only</access>
  10904. </field>
  10905. <field>
  10906. <name>BORRSTF</name>
  10907. <description>BOR flag</description>
  10908. <bitOffset>27</bitOffset>
  10909. <bitWidth>1</bitWidth>
  10910. <access>read-only</access>
  10911. </field>
  10912. <field>
  10913. <name>PINRSTF</name>
  10914. <description>Pin reset flag</description>
  10915. <bitOffset>26</bitOffset>
  10916. <bitWidth>1</bitWidth>
  10917. <access>read-only</access>
  10918. </field>
  10919. <field>
  10920. <name>OBLRSTF</name>
  10921. <description>Option byte loader reset flag</description>
  10922. <bitOffset>25</bitOffset>
  10923. <bitWidth>1</bitWidth>
  10924. <access>read-only</access>
  10925. </field>
  10926. <field>
  10927. <name>RMVF</name>
  10928. <description>Remove reset flag</description>
  10929. <bitOffset>23</bitOffset>
  10930. <bitWidth>1</bitWidth>
  10931. <access>read-write</access>
  10932. </field>
  10933. <field>
  10934. <name>RFWKPSEL</name>
  10935. <description>RF system wakeup clock source selection</description>
  10936. <bitOffset>14</bitOffset>
  10937. <bitWidth>2</bitWidth>
  10938. <access>read-write</access>
  10939. </field>
  10940. <field>
  10941. <name>LSI2BW</name>
  10942. <description>LSI2 oscillator bias configuration</description>
  10943. <bitOffset>8</bitOffset>
  10944. <bitWidth>4</bitWidth>
  10945. <access>read-write</access>
  10946. </field>
  10947. <field>
  10948. <name>LSI2TRIMOK</name>
  10949. <description>LSI2 oscillator trim OK</description>
  10950. <bitOffset>5</bitOffset>
  10951. <bitWidth>1</bitWidth>
  10952. <access>read-only</access>
  10953. </field>
  10954. <field>
  10955. <name>LSI2TRIMEN</name>
  10956. <description>LSI2 oscillator trimming enable</description>
  10957. <bitOffset>4</bitOffset>
  10958. <bitWidth>1</bitWidth>
  10959. <access>read-write</access>
  10960. </field>
  10961. <field>
  10962. <name>LSI2RDY</name>
  10963. <description>LSI2 oscillator ready</description>
  10964. <bitOffset>3</bitOffset>
  10965. <bitWidth>1</bitWidth>
  10966. <access>read-only</access>
  10967. </field>
  10968. <field>
  10969. <name>LSI2ON</name>
  10970. <description>LSI2 oscillator enabled</description>
  10971. <bitOffset>2</bitOffset>
  10972. <bitWidth>1</bitWidth>
  10973. <access>read-write</access>
  10974. </field>
  10975. <field>
  10976. <name>LSI1RDY</name>
  10977. <description>LSI1 oscillator ready</description>
  10978. <bitOffset>1</bitOffset>
  10979. <bitWidth>1</bitWidth>
  10980. <access>read-only</access>
  10981. </field>
  10982. <field>
  10983. <name>LSI1ON</name>
  10984. <description>LSI1 oscillator enabled</description>
  10985. <bitOffset>0</bitOffset>
  10986. <bitWidth>1</bitWidth>
  10987. <access>read-write</access>
  10988. </field>
  10989. <field>
  10990. <name>RFRSTS</name>
  10991. <description>Radio system BLE and 802.15.4 reset status</description>
  10992. <bitOffset>16</bitOffset>
  10993. <bitWidth>1</bitWidth>
  10994. <access>read-only</access>
  10995. </field>
  10996. </fields>
  10997. </register>
  10998. <register>
  10999. <name>CRRCR</name>
  11000. <displayName>CRRCR</displayName>
  11001. <description>Clock recovery RC register</description>
  11002. <addressOffset>0x98</addressOffset>
  11003. <size>0x20</size>
  11004. <resetValue>0x00000000</resetValue>
  11005. <fields>
  11006. <field>
  11007. <name>HSI48CAL</name>
  11008. <description>HSI48 clock calibration</description>
  11009. <bitOffset>7</bitOffset>
  11010. <bitWidth>9</bitWidth>
  11011. <access>read-only</access>
  11012. </field>
  11013. <field>
  11014. <name>HSI48RDY</name>
  11015. <description>HSI48 clock ready</description>
  11016. <bitOffset>1</bitOffset>
  11017. <bitWidth>1</bitWidth>
  11018. <access>read-only</access>
  11019. </field>
  11020. <field>
  11021. <name>HSI48ON</name>
  11022. <description>HSI48 oscillator enabled</description>
  11023. <bitOffset>0</bitOffset>
  11024. <bitWidth>1</bitWidth>
  11025. <access>read-write</access>
  11026. </field>
  11027. </fields>
  11028. </register>
  11029. <register>
  11030. <name>HSECR</name>
  11031. <displayName>HSECR</displayName>
  11032. <description>Clock HSE register</description>
  11033. <addressOffset>0x9C</addressOffset>
  11034. <size>0x20</size>
  11035. <resetValue>0x00000030</resetValue>
  11036. <fields>
  11037. <field>
  11038. <name>HSETUNE</name>
  11039. <description>HSE capacitor tuning</description>
  11040. <bitOffset>8</bitOffset>
  11041. <bitWidth>6</bitWidth>
  11042. <access>read-only</access>
  11043. </field>
  11044. <field>
  11045. <name>HSEGMC</name>
  11046. <description>HSE current control</description>
  11047. <bitOffset>4</bitOffset>
  11048. <bitWidth>3</bitWidth>
  11049. <access>read-write</access>
  11050. </field>
  11051. <field>
  11052. <name>HSES</name>
  11053. <description>HSE Sense amplifier threshold</description>
  11054. <bitOffset>3</bitOffset>
  11055. <bitWidth>1</bitWidth>
  11056. <access>read-write</access>
  11057. </field>
  11058. <field>
  11059. <name>UNLOCKED</name>
  11060. <description>Register lock system</description>
  11061. <bitOffset>0</bitOffset>
  11062. <bitWidth>1</bitWidth>
  11063. <access>read-write</access>
  11064. </field>
  11065. </fields>
  11066. </register>
  11067. <register>
  11068. <name>EXTCFGR</name>
  11069. <displayName>EXTCFGR</displayName>
  11070. <description>Extended clock recovery register</description>
  11071. <addressOffset>0x108</addressOffset>
  11072. <size>0x20</size>
  11073. <resetValue>0x00030000</resetValue>
  11074. <fields>
  11075. <field>
  11076. <name>RFCSS</name>
  11077. <description>RF clock source selected</description>
  11078. <bitOffset>20</bitOffset>
  11079. <bitWidth>1</bitWidth>
  11080. <access>read-only</access>
  11081. </field>
  11082. <field>
  11083. <name>C2HPREF</name>
  11084. <description>CPU2 AHB prescaler flag</description>
  11085. <bitOffset>17</bitOffset>
  11086. <bitWidth>1</bitWidth>
  11087. <access>read-only</access>
  11088. </field>
  11089. <field>
  11090. <name>SHDHPREF</name>
  11091. <description>Shared AHB prescaler flag</description>
  11092. <bitOffset>16</bitOffset>
  11093. <bitWidth>1</bitWidth>
  11094. <access>read-only</access>
  11095. </field>
  11096. <field>
  11097. <name>C2HPRE</name>
  11098. <description>CPU2 AHB prescaler</description>
  11099. <bitOffset>4</bitOffset>
  11100. <bitWidth>4</bitWidth>
  11101. <access>read-write</access>
  11102. </field>
  11103. <field>
  11104. <name>SHDHPRE</name>
  11105. <description>Shared AHB prescaler</description>
  11106. <bitOffset>0</bitOffset>
  11107. <bitWidth>4</bitWidth>
  11108. <access>read-write</access>
  11109. </field>
  11110. </fields>
  11111. </register>
  11112. <register>
  11113. <name>C2AHB1ENR</name>
  11114. <displayName>C2AHB1ENR</displayName>
  11115. <description>CPU2 AHB1 peripheral clock enable register</description>
  11116. <addressOffset>0x148</addressOffset>
  11117. <size>0x20</size>
  11118. <access>read-write</access>
  11119. <resetValue>0x00000000</resetValue>
  11120. <fields>
  11121. <field>
  11122. <name>TSCEN</name>
  11123. <description>CPU2 Touch Sensing Controller clock enable</description>
  11124. <bitOffset>16</bitOffset>
  11125. <bitWidth>1</bitWidth>
  11126. </field>
  11127. <field>
  11128. <name>CRCEN</name>
  11129. <description>CPU2 CRC clock enable</description>
  11130. <bitOffset>12</bitOffset>
  11131. <bitWidth>1</bitWidth>
  11132. </field>
  11133. <field>
  11134. <name>SRAM1EN</name>
  11135. <description>CPU2 SRAM1 clock enable</description>
  11136. <bitOffset>9</bitOffset>
  11137. <bitWidth>1</bitWidth>
  11138. </field>
  11139. <field>
  11140. <name>DMAMUXEN</name>
  11141. <description>CPU2 DMAMUX clock enable</description>
  11142. <bitOffset>2</bitOffset>
  11143. <bitWidth>1</bitWidth>
  11144. </field>
  11145. <field>
  11146. <name>DMA2EN</name>
  11147. <description>CPU2 DMA2 clock enable</description>
  11148. <bitOffset>1</bitOffset>
  11149. <bitWidth>1</bitWidth>
  11150. </field>
  11151. <field>
  11152. <name>DMA1EN</name>
  11153. <description>CPU2 DMA1 clock enable</description>
  11154. <bitOffset>0</bitOffset>
  11155. <bitWidth>1</bitWidth>
  11156. </field>
  11157. </fields>
  11158. </register>
  11159. <register>
  11160. <name>C2AHB2ENR</name>
  11161. <displayName>C2AHB2ENR</displayName>
  11162. <description>CPU2 AHB2 peripheral clock enable register</description>
  11163. <addressOffset>0x14C</addressOffset>
  11164. <size>0x20</size>
  11165. <access>read-write</access>
  11166. <resetValue>0x00000000</resetValue>
  11167. <fields>
  11168. <field>
  11169. <name>AES1EN</name>
  11170. <description>CPU2 AES1 accelerator clock enable</description>
  11171. <bitOffset>16</bitOffset>
  11172. <bitWidth>1</bitWidth>
  11173. </field>
  11174. <field>
  11175. <name>ADCEN</name>
  11176. <description>CPU2 ADC clock enable</description>
  11177. <bitOffset>13</bitOffset>
  11178. <bitWidth>1</bitWidth>
  11179. </field>
  11180. <field>
  11181. <name>GPIOHEN</name>
  11182. <description>CPU2 IO port H clock enable</description>
  11183. <bitOffset>7</bitOffset>
  11184. <bitWidth>1</bitWidth>
  11185. </field>
  11186. <field>
  11187. <name>GPIOEEN</name>
  11188. <description>CPU2 IO port E clock enable</description>
  11189. <bitOffset>4</bitOffset>
  11190. <bitWidth>1</bitWidth>
  11191. </field>
  11192. <field>
  11193. <name>GPIODEN</name>
  11194. <description>CPU2 IO port D clock enable</description>
  11195. <bitOffset>3</bitOffset>
  11196. <bitWidth>1</bitWidth>
  11197. </field>
  11198. <field>
  11199. <name>GPIOCEN</name>
  11200. <description>CPU2 IO port C clock enable</description>
  11201. <bitOffset>2</bitOffset>
  11202. <bitWidth>1</bitWidth>
  11203. </field>
  11204. <field>
  11205. <name>GPIOBEN</name>
  11206. <description>CPU2 IO port B clock enable</description>
  11207. <bitOffset>1</bitOffset>
  11208. <bitWidth>1</bitWidth>
  11209. </field>
  11210. <field>
  11211. <name>GPIOAEN</name>
  11212. <description>CPU2 IO port A clock enable</description>
  11213. <bitOffset>0</bitOffset>
  11214. <bitWidth>1</bitWidth>
  11215. </field>
  11216. </fields>
  11217. </register>
  11218. <register>
  11219. <name>C2AHB3ENR</name>
  11220. <displayName>C2AHB3ENR</displayName>
  11221. <description>CPU2 AHB3 peripheral clock enable register</description>
  11222. <addressOffset>0x150</addressOffset>
  11223. <size>0x20</size>
  11224. <access>read-write</access>
  11225. <resetValue>0x02080000</resetValue>
  11226. <fields>
  11227. <field>
  11228. <name>FLASHEN</name>
  11229. <description>CPU2 FLASHEN</description>
  11230. <bitOffset>25</bitOffset>
  11231. <bitWidth>1</bitWidth>
  11232. </field>
  11233. <field>
  11234. <name>IPCCEN</name>
  11235. <description>CPU2 IPCCEN</description>
  11236. <bitOffset>20</bitOffset>
  11237. <bitWidth>1</bitWidth>
  11238. </field>
  11239. <field>
  11240. <name>HSEMEN</name>
  11241. <description>CPU2 HSEMEN</description>
  11242. <bitOffset>19</bitOffset>
  11243. <bitWidth>1</bitWidth>
  11244. </field>
  11245. <field>
  11246. <name>RNGEN</name>
  11247. <description>CPU2 RNGEN</description>
  11248. <bitOffset>18</bitOffset>
  11249. <bitWidth>1</bitWidth>
  11250. </field>
  11251. <field>
  11252. <name>AES2EN</name>
  11253. <description>CPU2 AES2EN</description>
  11254. <bitOffset>17</bitOffset>
  11255. <bitWidth>1</bitWidth>
  11256. </field>
  11257. <field>
  11258. <name>PKAEN</name>
  11259. <description>CPU2 PKAEN</description>
  11260. <bitOffset>16</bitOffset>
  11261. <bitWidth>1</bitWidth>
  11262. </field>
  11263. </fields>
  11264. </register>
  11265. <register>
  11266. <name>C2APB1ENR1</name>
  11267. <displayName>C2APB1ENR1</displayName>
  11268. <description>CPU2 APB1ENR1</description>
  11269. <addressOffset>0x158</addressOffset>
  11270. <size>0x20</size>
  11271. <access>read-write</access>
  11272. <resetValue>0x00000400</resetValue>
  11273. <fields>
  11274. <field>
  11275. <name>LPTIM1EN</name>
  11276. <description>CPU2 Low power timer 1 clock enable</description>
  11277. <bitOffset>31</bitOffset>
  11278. <bitWidth>1</bitWidth>
  11279. </field>
  11280. <field>
  11281. <name>USBEN</name>
  11282. <description>CPU2 USB clock enable</description>
  11283. <bitOffset>26</bitOffset>
  11284. <bitWidth>1</bitWidth>
  11285. </field>
  11286. <field>
  11287. <name>CRSEN</name>
  11288. <description>CPU2 CRS clock enable</description>
  11289. <bitOffset>24</bitOffset>
  11290. <bitWidth>1</bitWidth>
  11291. </field>
  11292. <field>
  11293. <name>I2C3EN</name>
  11294. <description>CPU2 I2C3 clock enable</description>
  11295. <bitOffset>23</bitOffset>
  11296. <bitWidth>1</bitWidth>
  11297. </field>
  11298. <field>
  11299. <name>I2C1EN</name>
  11300. <description>CPU2 I2C1 clock enable</description>
  11301. <bitOffset>21</bitOffset>
  11302. <bitWidth>1</bitWidth>
  11303. </field>
  11304. <field>
  11305. <name>SPI2EN</name>
  11306. <description>CPU2 SPI2 clock enable</description>
  11307. <bitOffset>14</bitOffset>
  11308. <bitWidth>1</bitWidth>
  11309. </field>
  11310. <field>
  11311. <name>RTCAPBEN</name>
  11312. <description>CPU2 RTC APB clock enable</description>
  11313. <bitOffset>10</bitOffset>
  11314. <bitWidth>1</bitWidth>
  11315. </field>
  11316. <field>
  11317. <name>LCDEN</name>
  11318. <description>CPU2 LCD clock enable</description>
  11319. <bitOffset>9</bitOffset>
  11320. <bitWidth>1</bitWidth>
  11321. </field>
  11322. <field>
  11323. <name>TIM2EN</name>
  11324. <description>CPU2 TIM2 timer clock enable</description>
  11325. <bitOffset>0</bitOffset>
  11326. <bitWidth>1</bitWidth>
  11327. </field>
  11328. </fields>
  11329. </register>
  11330. <register>
  11331. <name>C2APB1ENR2</name>
  11332. <displayName>C2APB1ENR2</displayName>
  11333. <description>CPU2 APB1 peripheral clock enable register 2</description>
  11334. <addressOffset>0x15C</addressOffset>
  11335. <size>0x20</size>
  11336. <access>read-write</access>
  11337. <resetValue>0x00000000</resetValue>
  11338. <fields>
  11339. <field>
  11340. <name>LPTIM2EN</name>
  11341. <description>CPU2 LPTIM2EN</description>
  11342. <bitOffset>5</bitOffset>
  11343. <bitWidth>1</bitWidth>
  11344. </field>
  11345. <field>
  11346. <name>LPUART1EN</name>
  11347. <description>CPU2 Low power UART 1 clock enable</description>
  11348. <bitOffset>0</bitOffset>
  11349. <bitWidth>1</bitWidth>
  11350. </field>
  11351. </fields>
  11352. </register>
  11353. <register>
  11354. <name>C2APB2ENR</name>
  11355. <displayName>C2APB2ENR</displayName>
  11356. <description>CPU2 APB2ENR</description>
  11357. <addressOffset>0x160</addressOffset>
  11358. <size>0x20</size>
  11359. <access>read-write</access>
  11360. <resetValue>0x00000000</resetValue>
  11361. <fields>
  11362. <field>
  11363. <name>SAI1EN</name>
  11364. <description>CPU2 SAI1 clock enable</description>
  11365. <bitOffset>21</bitOffset>
  11366. <bitWidth>1</bitWidth>
  11367. </field>
  11368. <field>
  11369. <name>TIM17EN</name>
  11370. <description>CPU2 TIM17 timer clock enable</description>
  11371. <bitOffset>18</bitOffset>
  11372. <bitWidth>1</bitWidth>
  11373. </field>
  11374. <field>
  11375. <name>TIM16EN</name>
  11376. <description>CPU2 TIM16 timer clock enable</description>
  11377. <bitOffset>17</bitOffset>
  11378. <bitWidth>1</bitWidth>
  11379. </field>
  11380. <field>
  11381. <name>USART1EN</name>
  11382. <description>CPU2 USART1clock enable</description>
  11383. <bitOffset>14</bitOffset>
  11384. <bitWidth>1</bitWidth>
  11385. </field>
  11386. <field>
  11387. <name>SPI1EN</name>
  11388. <description>CPU2 SPI1 clock enable</description>
  11389. <bitOffset>12</bitOffset>
  11390. <bitWidth>1</bitWidth>
  11391. </field>
  11392. <field>
  11393. <name>TIM1EN</name>
  11394. <description>CPU2 TIM1 timer clock enable</description>
  11395. <bitOffset>11</bitOffset>
  11396. <bitWidth>1</bitWidth>
  11397. </field>
  11398. </fields>
  11399. </register>
  11400. <register>
  11401. <name>C2APB3ENR</name>
  11402. <displayName>C2APB3ENR</displayName>
  11403. <description>CPU2 APB3ENR</description>
  11404. <addressOffset>0x164</addressOffset>
  11405. <size>0x20</size>
  11406. <access>read-write</access>
  11407. <resetValue>0x00000000</resetValue>
  11408. <fields>
  11409. <field>
  11410. <name>EN802</name>
  11411. <description>CPU2 802.15.4 interface clock enable</description>
  11412. <bitOffset>1</bitOffset>
  11413. <bitWidth>1</bitWidth>
  11414. </field>
  11415. <field>
  11416. <name>BLEEN</name>
  11417. <description>CPU2 BLE interface clock enable</description>
  11418. <bitOffset>0</bitOffset>
  11419. <bitWidth>1</bitWidth>
  11420. </field>
  11421. </fields>
  11422. </register>
  11423. <register>
  11424. <name>C2AHB1SMENR</name>
  11425. <displayName>C2AHB1SMENR</displayName>
  11426. <description>CPU2 AHB1 peripheral clocks enable in Sleep and Stop modes register</description>
  11427. <addressOffset>0x168</addressOffset>
  11428. <size>0x20</size>
  11429. <access>read-write</access>
  11430. <resetValue>0x00011207</resetValue>
  11431. <fields>
  11432. <field>
  11433. <name>TSCSMEN</name>
  11434. <description>CPU2 Touch Sensing Controller clocks enable during Sleep and Stop modes</description>
  11435. <bitOffset>16</bitOffset>
  11436. <bitWidth>1</bitWidth>
  11437. </field>
  11438. <field>
  11439. <name>CRCSMEN</name>
  11440. <description>CPU2 CRCSMEN</description>
  11441. <bitOffset>12</bitOffset>
  11442. <bitWidth>1</bitWidth>
  11443. </field>
  11444. <field>
  11445. <name>SRAM1SMEN</name>
  11446. <description>SRAM1 interface clock enable during CPU1 CSleep mode</description>
  11447. <bitOffset>9</bitOffset>
  11448. <bitWidth>1</bitWidth>
  11449. </field>
  11450. <field>
  11451. <name>DMAMUXSMEN</name>
  11452. <description>CPU2 DMAMUX clocks enable during Sleep and Stop modes</description>
  11453. <bitOffset>2</bitOffset>
  11454. <bitWidth>1</bitWidth>
  11455. </field>
  11456. <field>
  11457. <name>DMA2SMEN</name>
  11458. <description>CPU2 DMA2 clocks enable during Sleep and Stop modes</description>
  11459. <bitOffset>1</bitOffset>
  11460. <bitWidth>1</bitWidth>
  11461. </field>
  11462. <field>
  11463. <name>DMA1SMEN</name>
  11464. <description>CPU2 DMA1 clocks enable during Sleep and Stop modes</description>
  11465. <bitOffset>0</bitOffset>
  11466. <bitWidth>1</bitWidth>
  11467. </field>
  11468. </fields>
  11469. </register>
  11470. <register>
  11471. <name>C2AHB2SMENR</name>
  11472. <displayName>C2AHB2SMENR</displayName>
  11473. <description>CPU2 AHB2 peripheral clocks enable in Sleep and Stop modes register</description>
  11474. <addressOffset>0x16C</addressOffset>
  11475. <size>0x20</size>
  11476. <access>read-write</access>
  11477. <resetValue>0x0001209F</resetValue>
  11478. <fields>
  11479. <field>
  11480. <name>AES1SMEN</name>
  11481. <description>CPU2 AES1 accelerator clocks enable during Sleep and Stop modes</description>
  11482. <bitOffset>16</bitOffset>
  11483. <bitWidth>1</bitWidth>
  11484. </field>
  11485. <field>
  11486. <name>ADCFSSMEN</name>
  11487. <description>CPU2 ADC clocks enable during Sleep and Stop modes</description>
  11488. <bitOffset>13</bitOffset>
  11489. <bitWidth>1</bitWidth>
  11490. </field>
  11491. <field>
  11492. <name>GPIOHSMEN</name>
  11493. <description>CPU2 IO port H clocks enable during Sleep and Stop modes</description>
  11494. <bitOffset>7</bitOffset>
  11495. <bitWidth>1</bitWidth>
  11496. </field>
  11497. <field>
  11498. <name>GPIOESMEN</name>
  11499. <description>CPU2 IO port E clocks enable during Sleep and Stop modes</description>
  11500. <bitOffset>4</bitOffset>
  11501. <bitWidth>1</bitWidth>
  11502. </field>
  11503. <field>
  11504. <name>GPIODSMEN</name>
  11505. <description>CPU2 IO port D clocks enable during Sleep and Stop modes</description>
  11506. <bitOffset>3</bitOffset>
  11507. <bitWidth>1</bitWidth>
  11508. </field>
  11509. <field>
  11510. <name>GPIOCSMEN</name>
  11511. <description>CPU2 IO port C clocks enable during Sleep and Stop modes</description>
  11512. <bitOffset>2</bitOffset>
  11513. <bitWidth>1</bitWidth>
  11514. </field>
  11515. <field>
  11516. <name>GPIOBSMEN</name>
  11517. <description>CPU2 IO port B clocks enable during Sleep and Stop modes</description>
  11518. <bitOffset>1</bitOffset>
  11519. <bitWidth>1</bitWidth>
  11520. </field>
  11521. <field>
  11522. <name>GPIOASMEN</name>
  11523. <description>CPU2 IO port A clocks enable during Sleep and Stop modes</description>
  11524. <bitOffset>0</bitOffset>
  11525. <bitWidth>1</bitWidth>
  11526. </field>
  11527. </fields>
  11528. </register>
  11529. <register>
  11530. <name>C2AHB3SMENR</name>
  11531. <displayName>C2AHB3SMENR</displayName>
  11532. <description>CPU2 AHB3 peripheral clocks enable in Sleep and Stop modes register</description>
  11533. <addressOffset>0x170</addressOffset>
  11534. <size>0x20</size>
  11535. <access>read-write</access>
  11536. <resetValue>0x03070000</resetValue>
  11537. <fields>
  11538. <field>
  11539. <name>FLASHSMEN</name>
  11540. <description>Flash interface clocks enable during CPU2 sleep modes</description>
  11541. <bitOffset>25</bitOffset>
  11542. <bitWidth>1</bitWidth>
  11543. </field>
  11544. <field>
  11545. <name>SRAM2SMEN</name>
  11546. <description>SRAM2a and SRAM2b memory interface clocks enable during CPU2 sleep modes</description>
  11547. <bitOffset>24</bitOffset>
  11548. <bitWidth>1</bitWidth>
  11549. </field>
  11550. <field>
  11551. <name>RNGSMEN</name>
  11552. <description>True RNG clocks enable during CPU2 sleep modes</description>
  11553. <bitOffset>18</bitOffset>
  11554. <bitWidth>1</bitWidth>
  11555. </field>
  11556. <field>
  11557. <name>AES2SMEN</name>
  11558. <description>AES2 accelerator clocks enable during CPU2 sleep modes</description>
  11559. <bitOffset>17</bitOffset>
  11560. <bitWidth>1</bitWidth>
  11561. </field>
  11562. <field>
  11563. <name>PKASMEN</name>
  11564. <description>PKA accelerator clocks enable during CPU2 sleep modes</description>
  11565. <bitOffset>16</bitOffset>
  11566. <bitWidth>1</bitWidth>
  11567. </field>
  11568. </fields>
  11569. </register>
  11570. <register>
  11571. <name>C2APB1SMENR1</name>
  11572. <displayName>C2APB1SMENR1</displayName>
  11573. <description>CPU2 APB1SMENR1</description>
  11574. <addressOffset>0x178</addressOffset>
  11575. <size>0x20</size>
  11576. <access>read-write</access>
  11577. <resetValue>0x85A04601</resetValue>
  11578. <fields>
  11579. <field>
  11580. <name>LPTIM1SMEN</name>
  11581. <description>Low power timer 1 clocks enable during CPU2 Sleep mode</description>
  11582. <bitOffset>31</bitOffset>
  11583. <bitWidth>1</bitWidth>
  11584. </field>
  11585. <field>
  11586. <name>USBSMEN</name>
  11587. <description>USB FS clocks enable during CPU2 Sleep mode</description>
  11588. <bitOffset>26</bitOffset>
  11589. <bitWidth>1</bitWidth>
  11590. </field>
  11591. <field>
  11592. <name>CRSMEN</name>
  11593. <description>CRS clocks enable during CPU2 Sleep mode</description>
  11594. <bitOffset>24</bitOffset>
  11595. <bitWidth>1</bitWidth>
  11596. </field>
  11597. <field>
  11598. <name>I2C3SMEN</name>
  11599. <description>I2C3 clocks enable during CPU2 Sleep mode</description>
  11600. <bitOffset>23</bitOffset>
  11601. <bitWidth>1</bitWidth>
  11602. </field>
  11603. <field>
  11604. <name>I2C1SMEN</name>
  11605. <description>I2C1 clocks enable during CPU2 Sleep mode</description>
  11606. <bitOffset>21</bitOffset>
  11607. <bitWidth>1</bitWidth>
  11608. </field>
  11609. <field>
  11610. <name>SPI2SMEN</name>
  11611. <description>SPI2 clocks enable during CPU2 Sleep mode</description>
  11612. <bitOffset>14</bitOffset>
  11613. <bitWidth>1</bitWidth>
  11614. </field>
  11615. <field>
  11616. <name>RTCAPBSMEN</name>
  11617. <description>RTC APB clocks enable during CPU2 Sleep mode</description>
  11618. <bitOffset>10</bitOffset>
  11619. <bitWidth>1</bitWidth>
  11620. </field>
  11621. <field>
  11622. <name>LCDSMEN</name>
  11623. <description>LCD clocks enable during CPU2 Sleep mode</description>
  11624. <bitOffset>9</bitOffset>
  11625. <bitWidth>1</bitWidth>
  11626. </field>
  11627. <field>
  11628. <name>TIM2SMEN</name>
  11629. <description>TIM2 timer clocks enable during CPU2 Sleep mode</description>
  11630. <bitOffset>0</bitOffset>
  11631. <bitWidth>1</bitWidth>
  11632. </field>
  11633. </fields>
  11634. </register>
  11635. <register>
  11636. <name>C2APB1SMENR2</name>
  11637. <displayName>C2APB1SMENR2</displayName>
  11638. <description>CPU2 APB1 peripheral clocks enable in Sleep and Stop modes register 2</description>
  11639. <addressOffset>0x17C</addressOffset>
  11640. <size>0x20</size>
  11641. <access>read-write</access>
  11642. <resetValue>0x000000021</resetValue>
  11643. <fields>
  11644. <field>
  11645. <name>LPTIM2SMEN</name>
  11646. <description>Low power timer 2 clocks enable during CPU2 Sleep mode</description>
  11647. <bitOffset>5</bitOffset>
  11648. <bitWidth>1</bitWidth>
  11649. </field>
  11650. <field>
  11651. <name>LPUART1SMEN</name>
  11652. <description>Low power UART 1 clocks enable during CPU2 Sleep mode</description>
  11653. <bitOffset>0</bitOffset>
  11654. <bitWidth>1</bitWidth>
  11655. </field>
  11656. </fields>
  11657. </register>
  11658. <register>
  11659. <name>C2APB2SMENR</name>
  11660. <displayName>C2APB2SMENR</displayName>
  11661. <description>CPU2 APB2SMENR</description>
  11662. <addressOffset>0x180</addressOffset>
  11663. <size>0x20</size>
  11664. <access>read-write</access>
  11665. <resetValue>0x00265800</resetValue>
  11666. <fields>
  11667. <field>
  11668. <name>SAI1SMEN</name>
  11669. <description>SAI1 clocks enable during CPU2 Sleep mode</description>
  11670. <bitOffset>21</bitOffset>
  11671. <bitWidth>1</bitWidth>
  11672. </field>
  11673. <field>
  11674. <name>TIM17SMEN</name>
  11675. <description>TIM17 timer clocks enable during CPU2 Sleep mode</description>
  11676. <bitOffset>18</bitOffset>
  11677. <bitWidth>1</bitWidth>
  11678. </field>
  11679. <field>
  11680. <name>TIM16SMEN</name>
  11681. <description>TIM16 timer clocks enable during CPU2 Sleep mode</description>
  11682. <bitOffset>17</bitOffset>
  11683. <bitWidth>1</bitWidth>
  11684. </field>
  11685. <field>
  11686. <name>USART1SMEN</name>
  11687. <description>USART1clocks enable during CPU2 Sleep mode</description>
  11688. <bitOffset>14</bitOffset>
  11689. <bitWidth>1</bitWidth>
  11690. </field>
  11691. <field>
  11692. <name>SPI1SMEN</name>
  11693. <description>SPI1 clocks enable during CPU2 Sleep mode</description>
  11694. <bitOffset>12</bitOffset>
  11695. <bitWidth>1</bitWidth>
  11696. </field>
  11697. <field>
  11698. <name>TIM1SMEN</name>
  11699. <description>TIM1 timer clocks enable during CPU2 Sleep mode</description>
  11700. <bitOffset>11</bitOffset>
  11701. <bitWidth>1</bitWidth>
  11702. </field>
  11703. </fields>
  11704. </register>
  11705. <register>
  11706. <name>C2APB3SMENR</name>
  11707. <displayName>C2APB3SMENR</displayName>
  11708. <description>CPU2 APB3SMENR</description>
  11709. <addressOffset>0x184</addressOffset>
  11710. <size>0x20</size>
  11711. <access>read-write</access>
  11712. <resetValue>0x0000003</resetValue>
  11713. <fields>
  11714. <field>
  11715. <name>SMEN802</name>
  11716. <description>802.15.4 interface clocks enable during CPU2 Sleep modes</description>
  11717. <bitOffset>1</bitOffset>
  11718. <bitWidth>1</bitWidth>
  11719. </field>
  11720. <field>
  11721. <name>BLESMEN</name>
  11722. <description>BLE interface clocks enable during CPU2 Sleep mode</description>
  11723. <bitOffset>0</bitOffset>
  11724. <bitWidth>1</bitWidth>
  11725. </field>
  11726. </fields>
  11727. </register>
  11728. </registers>
  11729. </peripheral>
  11730. <peripheral>
  11731. <name>PWR</name>
  11732. <description>Power control</description>
  11733. <groupName>PWR</groupName>
  11734. <baseAddress>0x58000400</baseAddress>
  11735. <addressBlock>
  11736. <offset>0x0</offset>
  11737. <size>0x400</size>
  11738. <usage>registers</usage>
  11739. </addressBlock>
  11740. <interrupt>
  11741. <name>PWR_SOTF</name>
  11742. <description>PWR switching on the fly
  11743. interrupt</description>
  11744. <value>43</value>
  11745. </interrupt>
  11746. <registers>
  11747. <register>
  11748. <name>CR1</name>
  11749. <displayName>CR1</displayName>
  11750. <description>Power control register 1</description>
  11751. <addressOffset>0x0</addressOffset>
  11752. <size>0x20</size>
  11753. <access>read-write</access>
  11754. <resetValue>0x00000200</resetValue>
  11755. <fields>
  11756. <field>
  11757. <name>LPR</name>
  11758. <description>Low-power run</description>
  11759. <bitOffset>14</bitOffset>
  11760. <bitWidth>1</bitWidth>
  11761. </field>
  11762. <field>
  11763. <name>VOS</name>
  11764. <description>Voltage scaling range selection</description>
  11765. <bitOffset>9</bitOffset>
  11766. <bitWidth>2</bitWidth>
  11767. </field>
  11768. <field>
  11769. <name>DBP</name>
  11770. <description>Disable backup domain write protection</description>
  11771. <bitOffset>8</bitOffset>
  11772. <bitWidth>1</bitWidth>
  11773. </field>
  11774. <field>
  11775. <name>FPDS</name>
  11776. <description>Flash power down mode during LPsSleep for CPU1</description>
  11777. <bitOffset>5</bitOffset>
  11778. <bitWidth>1</bitWidth>
  11779. </field>
  11780. <field>
  11781. <name>FPDR</name>
  11782. <description>Flash power down mode during LPRun for CPU1</description>
  11783. <bitOffset>4</bitOffset>
  11784. <bitWidth>1</bitWidth>
  11785. </field>
  11786. <field>
  11787. <name>LPMS</name>
  11788. <description>Low-power mode selection for CPU1</description>
  11789. <bitOffset>0</bitOffset>
  11790. <bitWidth>3</bitWidth>
  11791. </field>
  11792. </fields>
  11793. </register>
  11794. <register>
  11795. <name>CR2</name>
  11796. <displayName>CR2</displayName>
  11797. <description>Power control register 2</description>
  11798. <addressOffset>0x4</addressOffset>
  11799. <size>0x20</size>
  11800. <access>read-write</access>
  11801. <resetValue>0x00000000</resetValue>
  11802. <fields>
  11803. <field>
  11804. <name>USV</name>
  11805. <description>VDDUSB USB supply valid</description>
  11806. <bitOffset>10</bitOffset>
  11807. <bitWidth>1</bitWidth>
  11808. </field>
  11809. <field>
  11810. <name>PVME3</name>
  11811. <description>Peripheral voltage monitoring 3 enable: VDDA vs. 1.62V</description>
  11812. <bitOffset>6</bitOffset>
  11813. <bitWidth>1</bitWidth>
  11814. </field>
  11815. <field>
  11816. <name>PVME1</name>
  11817. <description>Peripheral voltage monitoring 1 enable: VDDUSB vs. 1.2V</description>
  11818. <bitOffset>4</bitOffset>
  11819. <bitWidth>1</bitWidth>
  11820. </field>
  11821. <field>
  11822. <name>PLS</name>
  11823. <description>Power voltage detector level selection</description>
  11824. <bitOffset>1</bitOffset>
  11825. <bitWidth>3</bitWidth>
  11826. </field>
  11827. <field>
  11828. <name>PVDE</name>
  11829. <description>Power voltage detector enable</description>
  11830. <bitOffset>0</bitOffset>
  11831. <bitWidth>1</bitWidth>
  11832. </field>
  11833. </fields>
  11834. </register>
  11835. <register>
  11836. <name>CR3</name>
  11837. <displayName>CR3</displayName>
  11838. <description>Power control register 3</description>
  11839. <addressOffset>0x8</addressOffset>
  11840. <size>0x20</size>
  11841. <access>read-write</access>
  11842. <resetValue>0x00008000</resetValue>
  11843. <fields>
  11844. <field>
  11845. <name>EIWUL</name>
  11846. <description>Enable internal wakeup line for CPU1</description>
  11847. <bitOffset>15</bitOffset>
  11848. <bitWidth>1</bitWidth>
  11849. </field>
  11850. <field>
  11851. <name>EC2H</name>
  11852. <description>Enable CPU2 Hold interrupt for CPU1</description>
  11853. <bitOffset>14</bitOffset>
  11854. <bitWidth>1</bitWidth>
  11855. </field>
  11856. <field>
  11857. <name>E802A</name>
  11858. <description>Enable end of activity interrupt for CPU1</description>
  11859. <bitOffset>13</bitOffset>
  11860. <bitWidth>1</bitWidth>
  11861. </field>
  11862. <field>
  11863. <name>EBLEA</name>
  11864. <description>Enable BLE end of activity interrupt for CPU1</description>
  11865. <bitOffset>11</bitOffset>
  11866. <bitWidth>1</bitWidth>
  11867. </field>
  11868. <field>
  11869. <name>ECRPE</name>
  11870. <description>Enable critical radio phase end of activity interrupt for CPU1</description>
  11871. <bitOffset>12</bitOffset>
  11872. <bitWidth>1</bitWidth>
  11873. </field>
  11874. <field>
  11875. <name>APC</name>
  11876. <description>Apply pull-up and pull-down configuration</description>
  11877. <bitOffset>10</bitOffset>
  11878. <bitWidth>1</bitWidth>
  11879. </field>
  11880. <field>
  11881. <name>RRS</name>
  11882. <description>SRAM2a retention in Standby mode</description>
  11883. <bitOffset>9</bitOffset>
  11884. <bitWidth>1</bitWidth>
  11885. </field>
  11886. <field>
  11887. <name>EBORHSDFB</name>
  11888. <description>Enable BORH and Step Down counverter forced in Bypass interrups for CPU1</description>
  11889. <bitOffset>8</bitOffset>
  11890. <bitWidth>1</bitWidth>
  11891. </field>
  11892. <field>
  11893. <name>EWUP5</name>
  11894. <description>Enable Wakeup pin WKUP5</description>
  11895. <bitOffset>4</bitOffset>
  11896. <bitWidth>1</bitWidth>
  11897. </field>
  11898. <field>
  11899. <name>EWUP4</name>
  11900. <description>Enable Wakeup pin WKUP4</description>
  11901. <bitOffset>3</bitOffset>
  11902. <bitWidth>1</bitWidth>
  11903. </field>
  11904. <field>
  11905. <name>EWUP3</name>
  11906. <description>Enable Wakeup pin WKUP3</description>
  11907. <bitOffset>2</bitOffset>
  11908. <bitWidth>1</bitWidth>
  11909. </field>
  11910. <field>
  11911. <name>EWUP2</name>
  11912. <description>Enable Wakeup pin WKUP2</description>
  11913. <bitOffset>1</bitOffset>
  11914. <bitWidth>1</bitWidth>
  11915. </field>
  11916. <field>
  11917. <name>EWUP1</name>
  11918. <description>Enable Wakeup pin WKUP1</description>
  11919. <bitOffset>0</bitOffset>
  11920. <bitWidth>1</bitWidth>
  11921. </field>
  11922. </fields>
  11923. </register>
  11924. <register>
  11925. <name>CR4</name>
  11926. <displayName>CR4</displayName>
  11927. <description>Power control register 4</description>
  11928. <addressOffset>0xC</addressOffset>
  11929. <size>0x20</size>
  11930. <access>read-write</access>
  11931. <resetValue>0x00000000</resetValue>
  11932. <fields>
  11933. <field>
  11934. <name>C2BOOT</name>
  11935. <description>BOOT CPU2 after reset or wakeup from Stop or Standby modes</description>
  11936. <bitOffset>15</bitOffset>
  11937. <bitWidth>1</bitWidth>
  11938. </field>
  11939. <field>
  11940. <name>VBRS</name>
  11941. <description>VBAT battery charging resistor selection</description>
  11942. <bitOffset>9</bitOffset>
  11943. <bitWidth>1</bitWidth>
  11944. </field>
  11945. <field>
  11946. <name>VBE</name>
  11947. <description>VBAT battery charging enable</description>
  11948. <bitOffset>8</bitOffset>
  11949. <bitWidth>1</bitWidth>
  11950. </field>
  11951. <field>
  11952. <name>WP5</name>
  11953. <description>Wakeup pin WKUP5 polarity</description>
  11954. <bitOffset>4</bitOffset>
  11955. <bitWidth>1</bitWidth>
  11956. </field>
  11957. <field>
  11958. <name>WP4</name>
  11959. <description>Wakeup pin WKUP4 polarity</description>
  11960. <bitOffset>3</bitOffset>
  11961. <bitWidth>1</bitWidth>
  11962. </field>
  11963. <field>
  11964. <name>WP3</name>
  11965. <description>Wakeup pin WKUP3 polarity</description>
  11966. <bitOffset>2</bitOffset>
  11967. <bitWidth>1</bitWidth>
  11968. </field>
  11969. <field>
  11970. <name>WP2</name>
  11971. <description>Wakeup pin WKUP2 polarity</description>
  11972. <bitOffset>1</bitOffset>
  11973. <bitWidth>1</bitWidth>
  11974. </field>
  11975. <field>
  11976. <name>WP1</name>
  11977. <description>Wakeup pin WKUP1 polarity</description>
  11978. <bitOffset>0</bitOffset>
  11979. <bitWidth>1</bitWidth>
  11980. </field>
  11981. </fields>
  11982. </register>
  11983. <register>
  11984. <name>SR1</name>
  11985. <displayName>SR1</displayName>
  11986. <description>Power status register 1</description>
  11987. <addressOffset>0x10</addressOffset>
  11988. <size>0x20</size>
  11989. <access>read-only</access>
  11990. <resetValue>0x00000000</resetValue>
  11991. <fields>
  11992. <field>
  11993. <name>WUFI</name>
  11994. <description>Internal Wakeup interrupt flag</description>
  11995. <bitOffset>15</bitOffset>
  11996. <bitWidth>1</bitWidth>
  11997. </field>
  11998. <field>
  11999. <name>C2HF</name>
  12000. <description>CPU2 Hold interrupt flag</description>
  12001. <bitOffset>14</bitOffset>
  12002. <bitWidth>1</bitWidth>
  12003. </field>
  12004. <field>
  12005. <name>AF802</name>
  12006. <description>802.15.4 end of activity interrupt flag</description>
  12007. <bitOffset>13</bitOffset>
  12008. <bitWidth>1</bitWidth>
  12009. </field>
  12010. <field>
  12011. <name>BLEAF</name>
  12012. <description>BLE end of activity interrupt flag</description>
  12013. <bitOffset>12</bitOffset>
  12014. <bitWidth>1</bitWidth>
  12015. </field>
  12016. <field>
  12017. <name>CRPEF</name>
  12018. <description>Enable critical radio phase end of activity interrupt flag</description>
  12019. <bitOffset>11</bitOffset>
  12020. <bitWidth>1</bitWidth>
  12021. </field>
  12022. <field>
  12023. <name>WUF802</name>
  12024. <description>802.15.4 wakeup interrupt flag</description>
  12025. <bitOffset>10</bitOffset>
  12026. <bitWidth>1</bitWidth>
  12027. </field>
  12028. <field>
  12029. <name>BLEWUF</name>
  12030. <description>BLE wakeup interrupt flag</description>
  12031. <bitOffset>9</bitOffset>
  12032. <bitWidth>1</bitWidth>
  12033. </field>
  12034. <field>
  12035. <name>BORHF</name>
  12036. <description>BORH interrupt flag</description>
  12037. <bitOffset>8</bitOffset>
  12038. <bitWidth>1</bitWidth>
  12039. </field>
  12040. <field>
  12041. <name>SDFBF</name>
  12042. <description>Step Down converter forced in Bypass interrupt flag</description>
  12043. <bitOffset>7</bitOffset>
  12044. <bitWidth>1</bitWidth>
  12045. </field>
  12046. <field>
  12047. <name>CWUF5</name>
  12048. <description>Wakeup flag 5</description>
  12049. <bitOffset>4</bitOffset>
  12050. <bitWidth>1</bitWidth>
  12051. </field>
  12052. <field>
  12053. <name>CWUF4</name>
  12054. <description>Wakeup flag 4</description>
  12055. <bitOffset>3</bitOffset>
  12056. <bitWidth>1</bitWidth>
  12057. </field>
  12058. <field>
  12059. <name>CWUF3</name>
  12060. <description>Wakeup flag 3</description>
  12061. <bitOffset>2</bitOffset>
  12062. <bitWidth>1</bitWidth>
  12063. </field>
  12064. <field>
  12065. <name>CWUF2</name>
  12066. <description>Wakeup flag 2</description>
  12067. <bitOffset>1</bitOffset>
  12068. <bitWidth>1</bitWidth>
  12069. </field>
  12070. <field>
  12071. <name>CWUF1</name>
  12072. <description>Wakeup flag 1</description>
  12073. <bitOffset>0</bitOffset>
  12074. <bitWidth>1</bitWidth>
  12075. </field>
  12076. </fields>
  12077. </register>
  12078. <register>
  12079. <name>SR2</name>
  12080. <displayName>SR2</displayName>
  12081. <description>Power status register 2</description>
  12082. <addressOffset>0x14</addressOffset>
  12083. <size>0x20</size>
  12084. <access>read-only</access>
  12085. <resetValue>0x00000002</resetValue>
  12086. <fields>
  12087. <field>
  12088. <name>PVMO3</name>
  12089. <description>Peripheral voltage monitoring output: VDDA vs. 1.62 V</description>
  12090. <bitOffset>14</bitOffset>
  12091. <bitWidth>1</bitWidth>
  12092. </field>
  12093. <field>
  12094. <name>PVMO1</name>
  12095. <description>Peripheral voltage monitoring output: VDDUSB vs. 1.2 V</description>
  12096. <bitOffset>12</bitOffset>
  12097. <bitWidth>1</bitWidth>
  12098. </field>
  12099. <field>
  12100. <name>PVDO</name>
  12101. <description>Power voltage detector output</description>
  12102. <bitOffset>11</bitOffset>
  12103. <bitWidth>1</bitWidth>
  12104. </field>
  12105. <field>
  12106. <name>VOSF</name>
  12107. <description>Voltage scaling flag</description>
  12108. <bitOffset>10</bitOffset>
  12109. <bitWidth>1</bitWidth>
  12110. </field>
  12111. <field>
  12112. <name>REGLPF</name>
  12113. <description>Low-power regulator flag</description>
  12114. <bitOffset>9</bitOffset>
  12115. <bitWidth>1</bitWidth>
  12116. </field>
  12117. <field>
  12118. <name>REGLPS</name>
  12119. <description>Low-power regulator started</description>
  12120. <bitOffset>8</bitOffset>
  12121. <bitWidth>1</bitWidth>
  12122. </field>
  12123. <field>
  12124. <name>SDSMPSF</name>
  12125. <description>Step Down converter SMPS mode flag</description>
  12126. <bitOffset>1</bitOffset>
  12127. <bitWidth>1</bitWidth>
  12128. </field>
  12129. <field>
  12130. <name>SDBF</name>
  12131. <description>Step Down converter Bypass mode flag</description>
  12132. <bitOffset>0</bitOffset>
  12133. <bitWidth>1</bitWidth>
  12134. </field>
  12135. </fields>
  12136. </register>
  12137. <register>
  12138. <name>SCR</name>
  12139. <displayName>SCR</displayName>
  12140. <description>Power status clear register</description>
  12141. <addressOffset>0x18</addressOffset>
  12142. <size>0x20</size>
  12143. <access>write-only</access>
  12144. <resetValue>0x00000000</resetValue>
  12145. <fields>
  12146. <field>
  12147. <name>CC2HF</name>
  12148. <description>Clear CPU2 Hold interrupt flag</description>
  12149. <bitOffset>14</bitOffset>
  12150. <bitWidth>1</bitWidth>
  12151. </field>
  12152. <field>
  12153. <name>C802AF</name>
  12154. <description>Clear 802.15.4 end of activity interrupt flag</description>
  12155. <bitOffset>13</bitOffset>
  12156. <bitWidth>1</bitWidth>
  12157. </field>
  12158. <field>
  12159. <name>CBLEAF</name>
  12160. <description>Clear BLE end of activity interrupt flag</description>
  12161. <bitOffset>12</bitOffset>
  12162. <bitWidth>1</bitWidth>
  12163. </field>
  12164. <field>
  12165. <name>CCRPEF</name>
  12166. <description>Clear critical radio phase end of activity interrupt flag</description>
  12167. <bitOffset>11</bitOffset>
  12168. <bitWidth>1</bitWidth>
  12169. </field>
  12170. <field>
  12171. <name>C802WUF</name>
  12172. <description>Clear 802.15.4 wakeup interrupt flag</description>
  12173. <bitOffset>10</bitOffset>
  12174. <bitWidth>1</bitWidth>
  12175. </field>
  12176. <field>
  12177. <name>CBLEWUF</name>
  12178. <description>Clear BLE wakeup interrupt flag</description>
  12179. <bitOffset>9</bitOffset>
  12180. <bitWidth>1</bitWidth>
  12181. </field>
  12182. <field>
  12183. <name>CBORHF</name>
  12184. <description>Clear BORH interrupt flag</description>
  12185. <bitOffset>8</bitOffset>
  12186. <bitWidth>1</bitWidth>
  12187. </field>
  12188. <field>
  12189. <name>CSMPSFBF</name>
  12190. <description>Clear SMPS Step Down converter forced in Bypass interrupt flag</description>
  12191. <bitOffset>7</bitOffset>
  12192. <bitWidth>1</bitWidth>
  12193. </field>
  12194. <field>
  12195. <name>CWUF5</name>
  12196. <description>Clear wakeup flag 5</description>
  12197. <bitOffset>4</bitOffset>
  12198. <bitWidth>1</bitWidth>
  12199. </field>
  12200. <field>
  12201. <name>CWUF4</name>
  12202. <description>Clear wakeup flag 4</description>
  12203. <bitOffset>3</bitOffset>
  12204. <bitWidth>1</bitWidth>
  12205. </field>
  12206. <field>
  12207. <name>CWUF3</name>
  12208. <description>Clear wakeup flag 3</description>
  12209. <bitOffset>2</bitOffset>
  12210. <bitWidth>1</bitWidth>
  12211. </field>
  12212. <field>
  12213. <name>CWUF2</name>
  12214. <description>Clear wakeup flag 2</description>
  12215. <bitOffset>1</bitOffset>
  12216. <bitWidth>1</bitWidth>
  12217. </field>
  12218. <field>
  12219. <name>CWUF1</name>
  12220. <description>Clear wakeup flag 1</description>
  12221. <bitOffset>0</bitOffset>
  12222. <bitWidth>1</bitWidth>
  12223. </field>
  12224. </fields>
  12225. </register>
  12226. <register>
  12227. <name>CR5</name>
  12228. <displayName>CR5</displayName>
  12229. <description>Power control register 5</description>
  12230. <addressOffset>0x1C</addressOffset>
  12231. <size>0x20</size>
  12232. <access>read-write</access>
  12233. <resetValue>0x00004270</resetValue>
  12234. <fields>
  12235. <field>
  12236. <name>SDEB</name>
  12237. <description>Enable Step Down converter SMPS mode enabled</description>
  12238. <bitOffset>15</bitOffset>
  12239. <bitWidth>1</bitWidth>
  12240. </field>
  12241. <field>
  12242. <name>SDBEN</name>
  12243. <description>Enable Step Down converter Bypass mode enabled</description>
  12244. <bitOffset>14</bitOffset>
  12245. <bitWidth>1</bitWidth>
  12246. </field>
  12247. <field>
  12248. <name>SMPSCFG</name>
  12249. <description>VOS configuration selection (non user)</description>
  12250. <bitOffset>9</bitOffset>
  12251. <bitWidth>1</bitWidth>
  12252. </field>
  12253. <field>
  12254. <name>BORHC</name>
  12255. <description>BORH configuration selection</description>
  12256. <bitOffset>8</bitOffset>
  12257. <bitWidth>1</bitWidth>
  12258. </field>
  12259. <field>
  12260. <name>SDSC</name>
  12261. <description>Step Down converter supplt startup current selection</description>
  12262. <bitOffset>4</bitOffset>
  12263. <bitWidth>3</bitWidth>
  12264. </field>
  12265. <field>
  12266. <name>SDVOS</name>
  12267. <description>Step Down converter voltage output scaling</description>
  12268. <bitOffset>0</bitOffset>
  12269. <bitWidth>4</bitWidth>
  12270. </field>
  12271. </fields>
  12272. </register>
  12273. <register>
  12274. <name>PUCRA</name>
  12275. <displayName>PUCRA</displayName>
  12276. <description>Power Port A pull-up control register</description>
  12277. <addressOffset>0x20</addressOffset>
  12278. <size>0x20</size>
  12279. <access>read-write</access>
  12280. <resetValue>0x00000000</resetValue>
  12281. <fields>
  12282. <field>
  12283. <name>PU15</name>
  12284. <description>Port A pull-up bit y (y=0..15)</description>
  12285. <bitOffset>15</bitOffset>
  12286. <bitWidth>1</bitWidth>
  12287. </field>
  12288. <field>
  12289. <name>PU13</name>
  12290. <description>Port A pull-up bit y (y=0..15)</description>
  12291. <bitOffset>13</bitOffset>
  12292. <bitWidth>1</bitWidth>
  12293. </field>
  12294. <field>
  12295. <name>PU12</name>
  12296. <description>Port A pull-up bit y (y=0..15)</description>
  12297. <bitOffset>12</bitOffset>
  12298. <bitWidth>1</bitWidth>
  12299. </field>
  12300. <field>
  12301. <name>PU11</name>
  12302. <description>Port A pull-up bit y (y=0..15)</description>
  12303. <bitOffset>11</bitOffset>
  12304. <bitWidth>1</bitWidth>
  12305. </field>
  12306. <field>
  12307. <name>PU10</name>
  12308. <description>Port A pull-up bit y (y=0..15)</description>
  12309. <bitOffset>10</bitOffset>
  12310. <bitWidth>1</bitWidth>
  12311. </field>
  12312. <field>
  12313. <name>PU9</name>
  12314. <description>Port A pull-up bit y (y=0..15)</description>
  12315. <bitOffset>9</bitOffset>
  12316. <bitWidth>1</bitWidth>
  12317. </field>
  12318. <field>
  12319. <name>PU8</name>
  12320. <description>Port A pull-up bit y (y=0..15)</description>
  12321. <bitOffset>8</bitOffset>
  12322. <bitWidth>1</bitWidth>
  12323. </field>
  12324. <field>
  12325. <name>PU7</name>
  12326. <description>Port A pull-up bit y (y=0..15)</description>
  12327. <bitOffset>7</bitOffset>
  12328. <bitWidth>1</bitWidth>
  12329. </field>
  12330. <field>
  12331. <name>PU6</name>
  12332. <description>Port A pull-up bit y (y=0..15)</description>
  12333. <bitOffset>6</bitOffset>
  12334. <bitWidth>1</bitWidth>
  12335. </field>
  12336. <field>
  12337. <name>PU5</name>
  12338. <description>Port A pull-up bit y (y=0..15)</description>
  12339. <bitOffset>5</bitOffset>
  12340. <bitWidth>1</bitWidth>
  12341. </field>
  12342. <field>
  12343. <name>PU4</name>
  12344. <description>Port A pull-up bit y (y=0..15)</description>
  12345. <bitOffset>4</bitOffset>
  12346. <bitWidth>1</bitWidth>
  12347. </field>
  12348. <field>
  12349. <name>PU3</name>
  12350. <description>Port A pull-up bit y (y=0..15)</description>
  12351. <bitOffset>3</bitOffset>
  12352. <bitWidth>1</bitWidth>
  12353. </field>
  12354. <field>
  12355. <name>PU2</name>
  12356. <description>Port A pull-up bit y (y=0..15)</description>
  12357. <bitOffset>2</bitOffset>
  12358. <bitWidth>1</bitWidth>
  12359. </field>
  12360. <field>
  12361. <name>PU1</name>
  12362. <description>Port A pull-up bit y (y=0..15)</description>
  12363. <bitOffset>1</bitOffset>
  12364. <bitWidth>1</bitWidth>
  12365. </field>
  12366. <field>
  12367. <name>PU0</name>
  12368. <description>Port A pull-up bit y (y=0..15)</description>
  12369. <bitOffset>0</bitOffset>
  12370. <bitWidth>1</bitWidth>
  12371. </field>
  12372. </fields>
  12373. </register>
  12374. <register>
  12375. <name>PDCRA</name>
  12376. <displayName>PDCRA</displayName>
  12377. <description>Power Port A pull-down control register</description>
  12378. <addressOffset>0x24</addressOffset>
  12379. <size>0x20</size>
  12380. <access>read-write</access>
  12381. <resetValue>0x00000000</resetValue>
  12382. <fields>
  12383. <field>
  12384. <name>PD14</name>
  12385. <description>Port A pull-down bit y (y=0..15)</description>
  12386. <bitOffset>14</bitOffset>
  12387. <bitWidth>1</bitWidth>
  12388. </field>
  12389. <field>
  12390. <name>PD12</name>
  12391. <description>Port A pull-down bit y (y=0..15)</description>
  12392. <bitOffset>12</bitOffset>
  12393. <bitWidth>1</bitWidth>
  12394. </field>
  12395. <field>
  12396. <name>PD11</name>
  12397. <description>Port A pull-down bit y (y=0..15)</description>
  12398. <bitOffset>11</bitOffset>
  12399. <bitWidth>1</bitWidth>
  12400. </field>
  12401. <field>
  12402. <name>PD10</name>
  12403. <description>Port A pull-down bit y (y=0..15)</description>
  12404. <bitOffset>10</bitOffset>
  12405. <bitWidth>1</bitWidth>
  12406. </field>
  12407. <field>
  12408. <name>PD9</name>
  12409. <description>Port A pull-down bit y (y=0..15)</description>
  12410. <bitOffset>9</bitOffset>
  12411. <bitWidth>1</bitWidth>
  12412. </field>
  12413. <field>
  12414. <name>PD8</name>
  12415. <description>Port A pull-down bit y (y=0..15)</description>
  12416. <bitOffset>8</bitOffset>
  12417. <bitWidth>1</bitWidth>
  12418. </field>
  12419. <field>
  12420. <name>PD7</name>
  12421. <description>Port A pull-down bit y (y=0..15)</description>
  12422. <bitOffset>7</bitOffset>
  12423. <bitWidth>1</bitWidth>
  12424. </field>
  12425. <field>
  12426. <name>PD6</name>
  12427. <description>Port A pull-down bit y (y=0..15)</description>
  12428. <bitOffset>6</bitOffset>
  12429. <bitWidth>1</bitWidth>
  12430. </field>
  12431. <field>
  12432. <name>PD5</name>
  12433. <description>Port A pull-down bit y (y=0..15)</description>
  12434. <bitOffset>5</bitOffset>
  12435. <bitWidth>1</bitWidth>
  12436. </field>
  12437. <field>
  12438. <name>PD4</name>
  12439. <description>Port A pull-down bit y (y=0..15)</description>
  12440. <bitOffset>4</bitOffset>
  12441. <bitWidth>1</bitWidth>
  12442. </field>
  12443. <field>
  12444. <name>PD3</name>
  12445. <description>Port A pull-down bit y (y=0..15)</description>
  12446. <bitOffset>3</bitOffset>
  12447. <bitWidth>1</bitWidth>
  12448. </field>
  12449. <field>
  12450. <name>PD2</name>
  12451. <description>Port A pull-down bit y (y=0..15)</description>
  12452. <bitOffset>2</bitOffset>
  12453. <bitWidth>1</bitWidth>
  12454. </field>
  12455. <field>
  12456. <name>PD1</name>
  12457. <description>Port A pull-down bit y (y=0..15)</description>
  12458. <bitOffset>1</bitOffset>
  12459. <bitWidth>1</bitWidth>
  12460. </field>
  12461. <field>
  12462. <name>PD0</name>
  12463. <description>Port A pull-down bit y (y=0..15)</description>
  12464. <bitOffset>0</bitOffset>
  12465. <bitWidth>1</bitWidth>
  12466. </field>
  12467. </fields>
  12468. </register>
  12469. <register>
  12470. <name>PUCRB</name>
  12471. <displayName>PUCRB</displayName>
  12472. <description>Power Port B pull-up control register</description>
  12473. <addressOffset>0x28</addressOffset>
  12474. <size>0x20</size>
  12475. <access>read-write</access>
  12476. <resetValue>0x00000000</resetValue>
  12477. <fields>
  12478. <field>
  12479. <name>PU15</name>
  12480. <description>Port B pull-up bit y (y=0..15)</description>
  12481. <bitOffset>15</bitOffset>
  12482. <bitWidth>1</bitWidth>
  12483. </field>
  12484. <field>
  12485. <name>PU14</name>
  12486. <description>Port B pull-up bit y (y=0..15)</description>
  12487. <bitOffset>14</bitOffset>
  12488. <bitWidth>1</bitWidth>
  12489. </field>
  12490. <field>
  12491. <name>PU13</name>
  12492. <description>Port B pull-up bit y (y=0..15)</description>
  12493. <bitOffset>13</bitOffset>
  12494. <bitWidth>1</bitWidth>
  12495. </field>
  12496. <field>
  12497. <name>PU12</name>
  12498. <description>Port B pull-up bit y (y=0..15)</description>
  12499. <bitOffset>12</bitOffset>
  12500. <bitWidth>1</bitWidth>
  12501. </field>
  12502. <field>
  12503. <name>PU11</name>
  12504. <description>Port B pull-up bit y (y=0..15)</description>
  12505. <bitOffset>11</bitOffset>
  12506. <bitWidth>1</bitWidth>
  12507. </field>
  12508. <field>
  12509. <name>PU10</name>
  12510. <description>Port B pull-up bit y (y=0..15)</description>
  12511. <bitOffset>10</bitOffset>
  12512. <bitWidth>1</bitWidth>
  12513. </field>
  12514. <field>
  12515. <name>PU9</name>
  12516. <description>Port B pull-up bit y (y=0..15)</description>
  12517. <bitOffset>9</bitOffset>
  12518. <bitWidth>1</bitWidth>
  12519. </field>
  12520. <field>
  12521. <name>PU8</name>
  12522. <description>Port B pull-up bit y (y=0..15)</description>
  12523. <bitOffset>8</bitOffset>
  12524. <bitWidth>1</bitWidth>
  12525. </field>
  12526. <field>
  12527. <name>PU7</name>
  12528. <description>Port B pull-up bit y (y=0..15)</description>
  12529. <bitOffset>7</bitOffset>
  12530. <bitWidth>1</bitWidth>
  12531. </field>
  12532. <field>
  12533. <name>PU6</name>
  12534. <description>Port B pull-up bit y (y=0..15)</description>
  12535. <bitOffset>6</bitOffset>
  12536. <bitWidth>1</bitWidth>
  12537. </field>
  12538. <field>
  12539. <name>PU5</name>
  12540. <description>Port B pull-up bit y (y=0..15)</description>
  12541. <bitOffset>5</bitOffset>
  12542. <bitWidth>1</bitWidth>
  12543. </field>
  12544. <field>
  12545. <name>PU4</name>
  12546. <description>Port B pull-up bit y (y=0..15)</description>
  12547. <bitOffset>4</bitOffset>
  12548. <bitWidth>1</bitWidth>
  12549. </field>
  12550. <field>
  12551. <name>PU3</name>
  12552. <description>Port B pull-up bit y (y=0..15)</description>
  12553. <bitOffset>3</bitOffset>
  12554. <bitWidth>1</bitWidth>
  12555. </field>
  12556. <field>
  12557. <name>PU2</name>
  12558. <description>Port B pull-up bit y (y=0..15)</description>
  12559. <bitOffset>2</bitOffset>
  12560. <bitWidth>1</bitWidth>
  12561. </field>
  12562. <field>
  12563. <name>PU1</name>
  12564. <description>Port B pull-up bit y (y=0..15)</description>
  12565. <bitOffset>1</bitOffset>
  12566. <bitWidth>1</bitWidth>
  12567. </field>
  12568. <field>
  12569. <name>PU0</name>
  12570. <description>Port B pull-up bit y (y=0..15)</description>
  12571. <bitOffset>0</bitOffset>
  12572. <bitWidth>1</bitWidth>
  12573. </field>
  12574. </fields>
  12575. </register>
  12576. <register>
  12577. <name>PDCRB</name>
  12578. <displayName>PDCRB</displayName>
  12579. <description>Power Port B pull-down control register</description>
  12580. <addressOffset>0x2C</addressOffset>
  12581. <size>0x20</size>
  12582. <access>read-write</access>
  12583. <resetValue>0x00000000</resetValue>
  12584. <fields>
  12585. <field>
  12586. <name>PD15</name>
  12587. <description>Port B pull-down bit y (y=0..15)</description>
  12588. <bitOffset>15</bitOffset>
  12589. <bitWidth>1</bitWidth>
  12590. </field>
  12591. <field>
  12592. <name>PD14</name>
  12593. <description>Port B pull-down bit y (y=0..15)</description>
  12594. <bitOffset>14</bitOffset>
  12595. <bitWidth>1</bitWidth>
  12596. </field>
  12597. <field>
  12598. <name>PD13</name>
  12599. <description>Port B pull-down bit y (y=0..15)</description>
  12600. <bitOffset>13</bitOffset>
  12601. <bitWidth>1</bitWidth>
  12602. </field>
  12603. <field>
  12604. <name>PD12</name>
  12605. <description>Port B pull-down bit y (y=0..15)</description>
  12606. <bitOffset>12</bitOffset>
  12607. <bitWidth>1</bitWidth>
  12608. </field>
  12609. <field>
  12610. <name>PD11</name>
  12611. <description>Port B pull-down bit y (y=0..15)</description>
  12612. <bitOffset>11</bitOffset>
  12613. <bitWidth>1</bitWidth>
  12614. </field>
  12615. <field>
  12616. <name>PD10</name>
  12617. <description>Port B pull-down bit y (y=0..15)</description>
  12618. <bitOffset>10</bitOffset>
  12619. <bitWidth>1</bitWidth>
  12620. </field>
  12621. <field>
  12622. <name>PD9</name>
  12623. <description>Port B pull-down bit y (y=0..15)</description>
  12624. <bitOffset>9</bitOffset>
  12625. <bitWidth>1</bitWidth>
  12626. </field>
  12627. <field>
  12628. <name>PD8</name>
  12629. <description>Port B pull-down bit y (y=0..15)</description>
  12630. <bitOffset>8</bitOffset>
  12631. <bitWidth>1</bitWidth>
  12632. </field>
  12633. <field>
  12634. <name>PD7</name>
  12635. <description>Port B pull-down bit y (y=0..15)</description>
  12636. <bitOffset>7</bitOffset>
  12637. <bitWidth>1</bitWidth>
  12638. </field>
  12639. <field>
  12640. <name>PD6</name>
  12641. <description>Port B pull-down bit y (y=0..15)</description>
  12642. <bitOffset>6</bitOffset>
  12643. <bitWidth>1</bitWidth>
  12644. </field>
  12645. <field>
  12646. <name>PD5</name>
  12647. <description>Port B pull-down bit y (y=0..15)</description>
  12648. <bitOffset>5</bitOffset>
  12649. <bitWidth>1</bitWidth>
  12650. </field>
  12651. <field>
  12652. <name>PD3</name>
  12653. <description>Port B pull-down bit y (y=0..15)</description>
  12654. <bitOffset>3</bitOffset>
  12655. <bitWidth>1</bitWidth>
  12656. </field>
  12657. <field>
  12658. <name>PD2</name>
  12659. <description>Port B pull-down bit y (y=0..15)</description>
  12660. <bitOffset>2</bitOffset>
  12661. <bitWidth>1</bitWidth>
  12662. </field>
  12663. <field>
  12664. <name>PD1</name>
  12665. <description>Port B pull-down bit y (y=0..15)</description>
  12666. <bitOffset>1</bitOffset>
  12667. <bitWidth>1</bitWidth>
  12668. </field>
  12669. <field>
  12670. <name>PD0</name>
  12671. <description>Port B pull-down bit y (y=0..15)</description>
  12672. <bitOffset>0</bitOffset>
  12673. <bitWidth>1</bitWidth>
  12674. </field>
  12675. </fields>
  12676. </register>
  12677. <register>
  12678. <name>PUCRC</name>
  12679. <displayName>PUCRC</displayName>
  12680. <description>Power Port C pull-up control register</description>
  12681. <addressOffset>0x30</addressOffset>
  12682. <size>0x20</size>
  12683. <access>read-write</access>
  12684. <resetValue>0x00000000</resetValue>
  12685. <fields>
  12686. <field>
  12687. <name>PU15</name>
  12688. <description>Port C pull-up bit y (y=0..15)</description>
  12689. <bitOffset>15</bitOffset>
  12690. <bitWidth>1</bitWidth>
  12691. </field>
  12692. <field>
  12693. <name>PU14</name>
  12694. <description>Port C pull-up bit y (y=0..15)</description>
  12695. <bitOffset>14</bitOffset>
  12696. <bitWidth>1</bitWidth>
  12697. </field>
  12698. <field>
  12699. <name>PU13</name>
  12700. <description>Port C pull-up bit y (y=0..15)</description>
  12701. <bitOffset>13</bitOffset>
  12702. <bitWidth>1</bitWidth>
  12703. </field>
  12704. <field>
  12705. <name>PU12</name>
  12706. <description>Port C pull-up bit y (y=0..15)</description>
  12707. <bitOffset>12</bitOffset>
  12708. <bitWidth>1</bitWidth>
  12709. </field>
  12710. <field>
  12711. <name>PU11</name>
  12712. <description>Port C pull-up bit y (y=0..15)</description>
  12713. <bitOffset>11</bitOffset>
  12714. <bitWidth>1</bitWidth>
  12715. </field>
  12716. <field>
  12717. <name>PU10</name>
  12718. <description>Port C pull-up bit y (y=0..15)</description>
  12719. <bitOffset>10</bitOffset>
  12720. <bitWidth>1</bitWidth>
  12721. </field>
  12722. <field>
  12723. <name>PU9</name>
  12724. <description>Port C pull-up bit y (y=0..15)</description>
  12725. <bitOffset>9</bitOffset>
  12726. <bitWidth>1</bitWidth>
  12727. </field>
  12728. <field>
  12729. <name>PU8</name>
  12730. <description>Port C pull-up bit y (y=0..15)</description>
  12731. <bitOffset>8</bitOffset>
  12732. <bitWidth>1</bitWidth>
  12733. </field>
  12734. <field>
  12735. <name>PU7</name>
  12736. <description>Port C pull-up bit y (y=0..15)</description>
  12737. <bitOffset>7</bitOffset>
  12738. <bitWidth>1</bitWidth>
  12739. </field>
  12740. <field>
  12741. <name>PU6</name>
  12742. <description>Port C pull-up bit y (y=0..15)</description>
  12743. <bitOffset>6</bitOffset>
  12744. <bitWidth>1</bitWidth>
  12745. </field>
  12746. <field>
  12747. <name>PU5</name>
  12748. <description>Port C pull-up bit y (y=0..15)</description>
  12749. <bitOffset>5</bitOffset>
  12750. <bitWidth>1</bitWidth>
  12751. </field>
  12752. <field>
  12753. <name>PU4</name>
  12754. <description>Port C pull-up bit y (y=0..15)</description>
  12755. <bitOffset>4</bitOffset>
  12756. <bitWidth>1</bitWidth>
  12757. </field>
  12758. <field>
  12759. <name>PU3</name>
  12760. <description>Port C pull-up bit y (y=0..15)</description>
  12761. <bitOffset>3</bitOffset>
  12762. <bitWidth>1</bitWidth>
  12763. </field>
  12764. <field>
  12765. <name>PU2</name>
  12766. <description>Port C pull-up bit y (y=0..15)</description>
  12767. <bitOffset>2</bitOffset>
  12768. <bitWidth>1</bitWidth>
  12769. </field>
  12770. <field>
  12771. <name>PU1</name>
  12772. <description>Port C pull-up bit y (y=0..15)</description>
  12773. <bitOffset>1</bitOffset>
  12774. <bitWidth>1</bitWidth>
  12775. </field>
  12776. <field>
  12777. <name>PU0</name>
  12778. <description>Port C pull-up bit y (y=0..15)</description>
  12779. <bitOffset>0</bitOffset>
  12780. <bitWidth>1</bitWidth>
  12781. </field>
  12782. </fields>
  12783. </register>
  12784. <register>
  12785. <name>PDCRC</name>
  12786. <displayName>PDCRC</displayName>
  12787. <description>Power Port C pull-down control register</description>
  12788. <addressOffset>0x34</addressOffset>
  12789. <size>0x20</size>
  12790. <access>read-write</access>
  12791. <resetValue>0x00000000</resetValue>
  12792. <fields>
  12793. <field>
  12794. <name>PD15</name>
  12795. <description>Port C pull-down bit y (y=0..15)</description>
  12796. <bitOffset>15</bitOffset>
  12797. <bitWidth>1</bitWidth>
  12798. </field>
  12799. <field>
  12800. <name>PD14</name>
  12801. <description>Port C pull-down bit y (y=0..15)</description>
  12802. <bitOffset>14</bitOffset>
  12803. <bitWidth>1</bitWidth>
  12804. </field>
  12805. <field>
  12806. <name>PD13</name>
  12807. <description>Port C pull-down bit y (y=0..15)</description>
  12808. <bitOffset>13</bitOffset>
  12809. <bitWidth>1</bitWidth>
  12810. </field>
  12811. <field>
  12812. <name>PD12</name>
  12813. <description>Port C pull-down bit y (y=0..15)</description>
  12814. <bitOffset>12</bitOffset>
  12815. <bitWidth>1</bitWidth>
  12816. </field>
  12817. <field>
  12818. <name>PD11</name>
  12819. <description>Port C pull-down bit y (y=0..15)</description>
  12820. <bitOffset>11</bitOffset>
  12821. <bitWidth>1</bitWidth>
  12822. </field>
  12823. <field>
  12824. <name>PD10</name>
  12825. <description>Port C pull-down bit y (y=0..15)</description>
  12826. <bitOffset>10</bitOffset>
  12827. <bitWidth>1</bitWidth>
  12828. </field>
  12829. <field>
  12830. <name>PD9</name>
  12831. <description>Port C pull-down bit y (y=0..15)</description>
  12832. <bitOffset>9</bitOffset>
  12833. <bitWidth>1</bitWidth>
  12834. </field>
  12835. <field>
  12836. <name>PD8</name>
  12837. <description>Port C pull-down bit y (y=0..15)</description>
  12838. <bitOffset>8</bitOffset>
  12839. <bitWidth>1</bitWidth>
  12840. </field>
  12841. <field>
  12842. <name>PD7</name>
  12843. <description>Port C pull-down bit y (y=0..15)</description>
  12844. <bitOffset>7</bitOffset>
  12845. <bitWidth>1</bitWidth>
  12846. </field>
  12847. <field>
  12848. <name>PD6</name>
  12849. <description>Port C pull-down bit y (y=0..15)</description>
  12850. <bitOffset>6</bitOffset>
  12851. <bitWidth>1</bitWidth>
  12852. </field>
  12853. <field>
  12854. <name>PD5</name>
  12855. <description>Port C pull-down bit y (y=0..15)</description>
  12856. <bitOffset>5</bitOffset>
  12857. <bitWidth>1</bitWidth>
  12858. </field>
  12859. <field>
  12860. <name>PD4</name>
  12861. <description>Port C pull-down bit y (y=0..15)</description>
  12862. <bitOffset>4</bitOffset>
  12863. <bitWidth>1</bitWidth>
  12864. </field>
  12865. <field>
  12866. <name>PD3</name>
  12867. <description>Port C pull-down bit y (y=0..15)</description>
  12868. <bitOffset>3</bitOffset>
  12869. <bitWidth>1</bitWidth>
  12870. </field>
  12871. <field>
  12872. <name>PD2</name>
  12873. <description>Port C pull-down bit y (y=0..15)</description>
  12874. <bitOffset>2</bitOffset>
  12875. <bitWidth>1</bitWidth>
  12876. </field>
  12877. <field>
  12878. <name>PD1</name>
  12879. <description>Port C pull-down bit y (y=0..15)</description>
  12880. <bitOffset>1</bitOffset>
  12881. <bitWidth>1</bitWidth>
  12882. </field>
  12883. <field>
  12884. <name>PD0</name>
  12885. <description>Port C pull-down bit y (y=0..15)</description>
  12886. <bitOffset>0</bitOffset>
  12887. <bitWidth>1</bitWidth>
  12888. </field>
  12889. </fields>
  12890. </register>
  12891. <register>
  12892. <name>PUCRD</name>
  12893. <displayName>PUCRD</displayName>
  12894. <description>Power Port D pull-up control register</description>
  12895. <addressOffset>0x38</addressOffset>
  12896. <size>0x20</size>
  12897. <access>read-write</access>
  12898. <resetValue>0x00000000</resetValue>
  12899. <fields>
  12900. <field>
  12901. <name>PU15</name>
  12902. <description>Port D pull-up bit y (y=0..15)</description>
  12903. <bitOffset>15</bitOffset>
  12904. <bitWidth>1</bitWidth>
  12905. </field>
  12906. <field>
  12907. <name>PU14</name>
  12908. <description>Port D pull-up bit y (y=0..15)</description>
  12909. <bitOffset>14</bitOffset>
  12910. <bitWidth>1</bitWidth>
  12911. </field>
  12912. <field>
  12913. <name>PU13</name>
  12914. <description>Port D pull-up bit y (y=0..15)</description>
  12915. <bitOffset>13</bitOffset>
  12916. <bitWidth>1</bitWidth>
  12917. </field>
  12918. <field>
  12919. <name>PU12</name>
  12920. <description>Port D pull-up bit y (y=0..15)</description>
  12921. <bitOffset>12</bitOffset>
  12922. <bitWidth>1</bitWidth>
  12923. </field>
  12924. <field>
  12925. <name>PU11</name>
  12926. <description>Port D pull-up bit y (y=0..15)</description>
  12927. <bitOffset>11</bitOffset>
  12928. <bitWidth>1</bitWidth>
  12929. </field>
  12930. <field>
  12931. <name>PU10</name>
  12932. <description>Port D pull-up bit y (y=0..15)</description>
  12933. <bitOffset>10</bitOffset>
  12934. <bitWidth>1</bitWidth>
  12935. </field>
  12936. <field>
  12937. <name>PU9</name>
  12938. <description>Port D pull-up bit y (y=0..15)</description>
  12939. <bitOffset>9</bitOffset>
  12940. <bitWidth>1</bitWidth>
  12941. </field>
  12942. <field>
  12943. <name>PU8</name>
  12944. <description>Port D pull-up bit y (y=0..15)</description>
  12945. <bitOffset>8</bitOffset>
  12946. <bitWidth>1</bitWidth>
  12947. </field>
  12948. <field>
  12949. <name>PU7</name>
  12950. <description>Port D pull-up bit y (y=0..15)</description>
  12951. <bitOffset>7</bitOffset>
  12952. <bitWidth>1</bitWidth>
  12953. </field>
  12954. <field>
  12955. <name>PU6</name>
  12956. <description>Port D pull-up bit y (y=0..15)</description>
  12957. <bitOffset>6</bitOffset>
  12958. <bitWidth>1</bitWidth>
  12959. </field>
  12960. <field>
  12961. <name>PU5</name>
  12962. <description>Port D pull-up bit y (y=0..15)</description>
  12963. <bitOffset>5</bitOffset>
  12964. <bitWidth>1</bitWidth>
  12965. </field>
  12966. <field>
  12967. <name>PU4</name>
  12968. <description>Port D pull-up bit y (y=0..15)</description>
  12969. <bitOffset>4</bitOffset>
  12970. <bitWidth>1</bitWidth>
  12971. </field>
  12972. <field>
  12973. <name>PU3</name>
  12974. <description>Port D pull-up bit y (y=0..15)</description>
  12975. <bitOffset>3</bitOffset>
  12976. <bitWidth>1</bitWidth>
  12977. </field>
  12978. <field>
  12979. <name>PU2</name>
  12980. <description>Port D pull-up bit y (y=0..15)</description>
  12981. <bitOffset>2</bitOffset>
  12982. <bitWidth>1</bitWidth>
  12983. </field>
  12984. <field>
  12985. <name>PU1</name>
  12986. <description>Port D pull-up bit y (y=0..15)</description>
  12987. <bitOffset>1</bitOffset>
  12988. <bitWidth>1</bitWidth>
  12989. </field>
  12990. <field>
  12991. <name>PU0</name>
  12992. <description>Port D pull-up bit y (y=0..15)</description>
  12993. <bitOffset>0</bitOffset>
  12994. <bitWidth>1</bitWidth>
  12995. </field>
  12996. </fields>
  12997. </register>
  12998. <register>
  12999. <name>PDCRD</name>
  13000. <displayName>PDCRD</displayName>
  13001. <description>Power Port D pull-down control register</description>
  13002. <addressOffset>0x3C</addressOffset>
  13003. <size>0x20</size>
  13004. <access>read-write</access>
  13005. <resetValue>0x00000000</resetValue>
  13006. <fields>
  13007. <field>
  13008. <name>PD15</name>
  13009. <description>Port D pull-down bit y (y=0..15)</description>
  13010. <bitOffset>15</bitOffset>
  13011. <bitWidth>1</bitWidth>
  13012. </field>
  13013. <field>
  13014. <name>PD14</name>
  13015. <description>Port D pull-down bit y (y=0..15)</description>
  13016. <bitOffset>14</bitOffset>
  13017. <bitWidth>1</bitWidth>
  13018. </field>
  13019. <field>
  13020. <name>PD13</name>
  13021. <description>Port D pull-down bit y (y=0..15)</description>
  13022. <bitOffset>13</bitOffset>
  13023. <bitWidth>1</bitWidth>
  13024. </field>
  13025. <field>
  13026. <name>PD12</name>
  13027. <description>Port D pull-down bit y (y=0..15)</description>
  13028. <bitOffset>12</bitOffset>
  13029. <bitWidth>1</bitWidth>
  13030. </field>
  13031. <field>
  13032. <name>PD11</name>
  13033. <description>Port D pull-down bit y (y=0..15)</description>
  13034. <bitOffset>11</bitOffset>
  13035. <bitWidth>1</bitWidth>
  13036. </field>
  13037. <field>
  13038. <name>PD10</name>
  13039. <description>Port D pull-down bit y (y=0..15)</description>
  13040. <bitOffset>10</bitOffset>
  13041. <bitWidth>1</bitWidth>
  13042. </field>
  13043. <field>
  13044. <name>PD9</name>
  13045. <description>Port D pull-down bit y (y=0..15)</description>
  13046. <bitOffset>9</bitOffset>
  13047. <bitWidth>1</bitWidth>
  13048. </field>
  13049. <field>
  13050. <name>PD8</name>
  13051. <description>Port D pull-down bit y (y=0..15)</description>
  13052. <bitOffset>8</bitOffset>
  13053. <bitWidth>1</bitWidth>
  13054. </field>
  13055. <field>
  13056. <name>PD7</name>
  13057. <description>Port D pull-down bit y (y=0..15)</description>
  13058. <bitOffset>7</bitOffset>
  13059. <bitWidth>1</bitWidth>
  13060. </field>
  13061. <field>
  13062. <name>PD6</name>
  13063. <description>Port D pull-down bit y (y=0..15)</description>
  13064. <bitOffset>6</bitOffset>
  13065. <bitWidth>1</bitWidth>
  13066. </field>
  13067. <field>
  13068. <name>PD5</name>
  13069. <description>Port D pull-down bit y (y=0..15)</description>
  13070. <bitOffset>5</bitOffset>
  13071. <bitWidth>1</bitWidth>
  13072. </field>
  13073. <field>
  13074. <name>PD4</name>
  13075. <description>Port D pull-down bit y (y=0..15)</description>
  13076. <bitOffset>4</bitOffset>
  13077. <bitWidth>1</bitWidth>
  13078. </field>
  13079. <field>
  13080. <name>PD3</name>
  13081. <description>Port D pull-down bit y (y=0..15)</description>
  13082. <bitOffset>3</bitOffset>
  13083. <bitWidth>1</bitWidth>
  13084. </field>
  13085. <field>
  13086. <name>PD2</name>
  13087. <description>Port D pull-down bit y (y=0..15)</description>
  13088. <bitOffset>2</bitOffset>
  13089. <bitWidth>1</bitWidth>
  13090. </field>
  13091. <field>
  13092. <name>PD1</name>
  13093. <description>Port D pull-down bit y (y=0..15)</description>
  13094. <bitOffset>1</bitOffset>
  13095. <bitWidth>1</bitWidth>
  13096. </field>
  13097. <field>
  13098. <name>PD0</name>
  13099. <description>Port D pull-down bit y (y=0..15)</description>
  13100. <bitOffset>0</bitOffset>
  13101. <bitWidth>1</bitWidth>
  13102. </field>
  13103. </fields>
  13104. </register>
  13105. <register>
  13106. <name>PUCRE</name>
  13107. <displayName>PUCRE</displayName>
  13108. <description>Power Port E pull-up control register</description>
  13109. <addressOffset>0x40</addressOffset>
  13110. <size>0x20</size>
  13111. <access>read-write</access>
  13112. <resetValue>0x00000000</resetValue>
  13113. <fields>
  13114. <field>
  13115. <name>PU4</name>
  13116. <description>Port E pull-up bit y (y=0..15)</description>
  13117. <bitOffset>4</bitOffset>
  13118. <bitWidth>1</bitWidth>
  13119. </field>
  13120. <field>
  13121. <name>PU3</name>
  13122. <description>Port E pull-up bit y (y=0..15)</description>
  13123. <bitOffset>3</bitOffset>
  13124. <bitWidth>1</bitWidth>
  13125. </field>
  13126. <field>
  13127. <name>PU2</name>
  13128. <description>Port E pull-up bit y (y=0..15)</description>
  13129. <bitOffset>2</bitOffset>
  13130. <bitWidth>1</bitWidth>
  13131. </field>
  13132. <field>
  13133. <name>PU1</name>
  13134. <description>Port E pull-up bit y (y=0..15)</description>
  13135. <bitOffset>1</bitOffset>
  13136. <bitWidth>1</bitWidth>
  13137. </field>
  13138. <field>
  13139. <name>PU0</name>
  13140. <description>Port E pull-up bit y (y=0..15)</description>
  13141. <bitOffset>0</bitOffset>
  13142. <bitWidth>1</bitWidth>
  13143. </field>
  13144. </fields>
  13145. </register>
  13146. <register>
  13147. <name>PDCRE</name>
  13148. <displayName>PDCRE</displayName>
  13149. <description>Power Port E pull-down control register</description>
  13150. <addressOffset>0x44</addressOffset>
  13151. <size>0x20</size>
  13152. <access>read-write</access>
  13153. <resetValue>0x00000000</resetValue>
  13154. <fields>
  13155. <field>
  13156. <name>PD4</name>
  13157. <description>Port E pull-down bit y (y=0..15)</description>
  13158. <bitOffset>4</bitOffset>
  13159. <bitWidth>1</bitWidth>
  13160. </field>
  13161. <field>
  13162. <name>PD3</name>
  13163. <description>Port E pull-down bit y (y=0..15)</description>
  13164. <bitOffset>3</bitOffset>
  13165. <bitWidth>1</bitWidth>
  13166. </field>
  13167. <field>
  13168. <name>PD2</name>
  13169. <description>Port E pull-down bit y (y=0..15)</description>
  13170. <bitOffset>2</bitOffset>
  13171. <bitWidth>1</bitWidth>
  13172. </field>
  13173. <field>
  13174. <name>PD1</name>
  13175. <description>Port E pull-down bit y (y=0..15)</description>
  13176. <bitOffset>1</bitOffset>
  13177. <bitWidth>1</bitWidth>
  13178. </field>
  13179. <field>
  13180. <name>PD0</name>
  13181. <description>Port E pull-down bit y (y=0..15)</description>
  13182. <bitOffset>0</bitOffset>
  13183. <bitWidth>1</bitWidth>
  13184. </field>
  13185. </fields>
  13186. </register>
  13187. <register>
  13188. <name>PUCRH</name>
  13189. <displayName>PUCRH</displayName>
  13190. <description>Power Port H pull-up control register</description>
  13191. <addressOffset>0x58</addressOffset>
  13192. <size>0x20</size>
  13193. <access>read-write</access>
  13194. <resetValue>0x00000000</resetValue>
  13195. <fields>
  13196. <field>
  13197. <name>PU3</name>
  13198. <description>Port H pull-up bit y (y=0..1)</description>
  13199. <bitOffset>3</bitOffset>
  13200. <bitWidth>1</bitWidth>
  13201. </field>
  13202. <field>
  13203. <name>PU1</name>
  13204. <description>Port H pull-up bit y (y=0..1)</description>
  13205. <bitOffset>1</bitOffset>
  13206. <bitWidth>1</bitWidth>
  13207. </field>
  13208. <field>
  13209. <name>PU0</name>
  13210. <description>Port H pull-up bit y (y=0..1)</description>
  13211. <bitOffset>0</bitOffset>
  13212. <bitWidth>1</bitWidth>
  13213. </field>
  13214. </fields>
  13215. </register>
  13216. <register>
  13217. <name>PDCRH</name>
  13218. <displayName>PDCRH</displayName>
  13219. <description>Power Port H pull-down control register</description>
  13220. <addressOffset>0x5C</addressOffset>
  13221. <size>0x20</size>
  13222. <access>read-write</access>
  13223. <resetValue>0x00000000</resetValue>
  13224. <fields>
  13225. <field>
  13226. <name>PD3</name>
  13227. <description>Port H pull-down bit y (y=0..1)</description>
  13228. <bitOffset>3</bitOffset>
  13229. <bitWidth>1</bitWidth>
  13230. </field>
  13231. <field>
  13232. <name>PD1</name>
  13233. <description>Port H pull-down bit y (y=0..1)</description>
  13234. <bitOffset>1</bitOffset>
  13235. <bitWidth>1</bitWidth>
  13236. </field>
  13237. <field>
  13238. <name>PD0</name>
  13239. <description>Port H pull-down bit y (y=0..1)</description>
  13240. <bitOffset>0</bitOffset>
  13241. <bitWidth>1</bitWidth>
  13242. </field>
  13243. </fields>
  13244. </register>
  13245. <register>
  13246. <name>C2CR1</name>
  13247. <displayName>C2CR1</displayName>
  13248. <description>CPU2 Power control register 1</description>
  13249. <addressOffset>0x80</addressOffset>
  13250. <size>0x20</size>
  13251. <access>read-write</access>
  13252. <resetValue>0x00000000</resetValue>
  13253. <fields>
  13254. <field>
  13255. <name>EWKUP802</name>
  13256. <description>802.15.4 external wakeup signal</description>
  13257. <bitOffset>15</bitOffset>
  13258. <bitWidth>1</bitWidth>
  13259. </field>
  13260. <field>
  13261. <name>BLEEWKUP</name>
  13262. <description>BLE external wakeup signal</description>
  13263. <bitOffset>14</bitOffset>
  13264. <bitWidth>1</bitWidth>
  13265. </field>
  13266. <field>
  13267. <name>FPDS</name>
  13268. <description>Flash power down mode during LPSleep for CPU2</description>
  13269. <bitOffset>5</bitOffset>
  13270. <bitWidth>1</bitWidth>
  13271. </field>
  13272. <field>
  13273. <name>FPDR</name>
  13274. <description>Flash power down mode during LPRun for CPU2</description>
  13275. <bitOffset>4</bitOffset>
  13276. <bitWidth>1</bitWidth>
  13277. </field>
  13278. <field>
  13279. <name>LPMS</name>
  13280. <description>Low-power mode selection for CPU2</description>
  13281. <bitOffset>0</bitOffset>
  13282. <bitWidth>3</bitWidth>
  13283. </field>
  13284. </fields>
  13285. </register>
  13286. <register>
  13287. <name>C2CR3</name>
  13288. <displayName>C2CR3</displayName>
  13289. <description>CPU2 Power control register 3</description>
  13290. <addressOffset>0x84</addressOffset>
  13291. <size>0x20</size>
  13292. <access>read-write</access>
  13293. <resetValue>0X00008000</resetValue>
  13294. <fields>
  13295. <field>
  13296. <name>EIWUL</name>
  13297. <description>Enable internal wakeup line for CPU2</description>
  13298. <bitOffset>15</bitOffset>
  13299. <bitWidth>1</bitWidth>
  13300. </field>
  13301. <field>
  13302. <name>APC</name>
  13303. <description>Apply pull-up and pull-down configuration for CPU2</description>
  13304. <bitOffset>12</bitOffset>
  13305. <bitWidth>1</bitWidth>
  13306. </field>
  13307. <field>
  13308. <name>E802WUP</name>
  13309. <description>Enable 802.15.4 host wakeup interrupt for CPU2</description>
  13310. <bitOffset>10</bitOffset>
  13311. <bitWidth>1</bitWidth>
  13312. </field>
  13313. <field>
  13314. <name>EBLEWUP</name>
  13315. <description>Enable BLE host wakeup interrupt for CPU2</description>
  13316. <bitOffset>9</bitOffset>
  13317. <bitWidth>1</bitWidth>
  13318. </field>
  13319. <field>
  13320. <name>EWUP5</name>
  13321. <description>Enable Wakeup pin WKUP5 for CPU2</description>
  13322. <bitOffset>4</bitOffset>
  13323. <bitWidth>1</bitWidth>
  13324. </field>
  13325. <field>
  13326. <name>EWUP4</name>
  13327. <description>Enable Wakeup pin WKUP4 for CPU2</description>
  13328. <bitOffset>3</bitOffset>
  13329. <bitWidth>1</bitWidth>
  13330. </field>
  13331. <field>
  13332. <name>EWUP3</name>
  13333. <description>Enable Wakeup pin WKUP3 for CPU2</description>
  13334. <bitOffset>2</bitOffset>
  13335. <bitWidth>1</bitWidth>
  13336. </field>
  13337. <field>
  13338. <name>EWUP2</name>
  13339. <description>Enable Wakeup pin WKUP2 for CPU2</description>
  13340. <bitOffset>1</bitOffset>
  13341. <bitWidth>1</bitWidth>
  13342. </field>
  13343. <field>
  13344. <name>EWUP1</name>
  13345. <description>Enable Wakeup pin WKUP1 for CPU2</description>
  13346. <bitOffset>0</bitOffset>
  13347. <bitWidth>1</bitWidth>
  13348. </field>
  13349. </fields>
  13350. </register>
  13351. <register>
  13352. <name>EXTSCR</name>
  13353. <displayName>EXTSCR</displayName>
  13354. <description>Power status clear register</description>
  13355. <addressOffset>0x88</addressOffset>
  13356. <size>0x20</size>
  13357. <resetValue>0x00000000</resetValue>
  13358. <fields>
  13359. <field>
  13360. <name>C2DS</name>
  13361. <description>CPU2 deepsleep mode</description>
  13362. <bitOffset>15</bitOffset>
  13363. <bitWidth>1</bitWidth>
  13364. <access>read-only</access>
  13365. </field>
  13366. <field>
  13367. <name>C1DS</name>
  13368. <description>CPU1 deepsleep mode</description>
  13369. <bitOffset>14</bitOffset>
  13370. <bitWidth>1</bitWidth>
  13371. <access>read-only</access>
  13372. </field>
  13373. <field>
  13374. <name>CRPF</name>
  13375. <description>Critical Radio system phase</description>
  13376. <bitOffset>13</bitOffset>
  13377. <bitWidth>1</bitWidth>
  13378. <access>read-only</access>
  13379. </field>
  13380. <field>
  13381. <name>C2STOPF</name>
  13382. <description>System Stop flag for CPU2</description>
  13383. <bitOffset>11</bitOffset>
  13384. <bitWidth>1</bitWidth>
  13385. <access>read-only</access>
  13386. </field>
  13387. <field>
  13388. <name>C2SBF</name>
  13389. <description>System Standby flag for CPU2</description>
  13390. <bitOffset>10</bitOffset>
  13391. <bitWidth>1</bitWidth>
  13392. <access>read-only</access>
  13393. </field>
  13394. <field>
  13395. <name>C1STOPF</name>
  13396. <description>System Stop flag for CPU1</description>
  13397. <bitOffset>9</bitOffset>
  13398. <bitWidth>1</bitWidth>
  13399. <access>read-only</access>
  13400. </field>
  13401. <field>
  13402. <name>C1SBF</name>
  13403. <description>System Standby flag for CPU1</description>
  13404. <bitOffset>8</bitOffset>
  13405. <bitWidth>1</bitWidth>
  13406. <access>read-only</access>
  13407. </field>
  13408. <field>
  13409. <name>CCRPF</name>
  13410. <description>Clear Critical Radio system phase</description>
  13411. <bitOffset>2</bitOffset>
  13412. <bitWidth>1</bitWidth>
  13413. <access>write-only</access>
  13414. </field>
  13415. <field>
  13416. <name>C2CSSF</name>
  13417. <description>Clear CPU2 Stop Standby flags</description>
  13418. <bitOffset>1</bitOffset>
  13419. <bitWidth>1</bitWidth>
  13420. <access>write-only</access>
  13421. </field>
  13422. <field>
  13423. <name>C1CSSF</name>
  13424. <description>Clear CPU1 Stop Standby flags</description>
  13425. <bitOffset>0</bitOffset>
  13426. <bitWidth>1</bitWidth>
  13427. <access>write-only</access>
  13428. </field>
  13429. </fields>
  13430. </register>
  13431. </registers>
  13432. </peripheral>
  13433. <peripheral>
  13434. <name>SYSCFG_VREFBUF</name>
  13435. <description>SYSCFG_VREFBUF</description>
  13436. <groupName>SYSCFG_VREFBUF</groupName>
  13437. <baseAddress>0x40010000</baseAddress>
  13438. <addressBlock>
  13439. <offset>0x0</offset>
  13440. <size>0x200</size>
  13441. <usage>registers</usage>
  13442. </addressBlock>
  13443. <registers>
  13444. <register>
  13445. <name>SYSCFG_MEMRMP</name>
  13446. <displayName>SYSCFG_MEMRMP</displayName>
  13447. <description>memory remap register</description>
  13448. <addressOffset>0x0</addressOffset>
  13449. <size>0x20</size>
  13450. <access>read-write</access>
  13451. <resetValue>0x00000000</resetValue>
  13452. <fields>
  13453. <field>
  13454. <name>MEM_MODE</name>
  13455. <description>Memory mapping selection</description>
  13456. <bitOffset>0</bitOffset>
  13457. <bitWidth>3</bitWidth>
  13458. </field>
  13459. </fields>
  13460. </register>
  13461. <register>
  13462. <name>SYSCFG_CFGR1</name>
  13463. <displayName>SYSCFG_CFGR1</displayName>
  13464. <description>configuration register 1</description>
  13465. <addressOffset>0x4</addressOffset>
  13466. <size>0x20</size>
  13467. <access>read-write</access>
  13468. <resetValue>0x7C000001</resetValue>
  13469. <fields>
  13470. <field>
  13471. <name>FPU_IE</name>
  13472. <description>Floating Point Unit interrupts enable bits</description>
  13473. <bitOffset>26</bitOffset>
  13474. <bitWidth>6</bitWidth>
  13475. </field>
  13476. <field>
  13477. <name>I2C3_FMP</name>
  13478. <description>I2C3 Fast-mode Plus driving capability activation</description>
  13479. <bitOffset>22</bitOffset>
  13480. <bitWidth>1</bitWidth>
  13481. </field>
  13482. <field>
  13483. <name>I2C1_FMP</name>
  13484. <description>I2C1 Fast-mode Plus driving capability activation</description>
  13485. <bitOffset>20</bitOffset>
  13486. <bitWidth>1</bitWidth>
  13487. </field>
  13488. <field>
  13489. <name>I2C_PB9_FMP</name>
  13490. <description>Fast-mode Plus (Fm+) driving capability activation on PB9</description>
  13491. <bitOffset>19</bitOffset>
  13492. <bitWidth>1</bitWidth>
  13493. </field>
  13494. <field>
  13495. <name>I2C_PB8_FMP</name>
  13496. <description>Fast-mode Plus (Fm+) driving capability activation on PB8</description>
  13497. <bitOffset>18</bitOffset>
  13498. <bitWidth>1</bitWidth>
  13499. </field>
  13500. <field>
  13501. <name>I2C_PB7_FMP</name>
  13502. <description>Fast-mode Plus (Fm+) driving capability activation on PB7</description>
  13503. <bitOffset>17</bitOffset>
  13504. <bitWidth>1</bitWidth>
  13505. </field>
  13506. <field>
  13507. <name>I2C_PB6_FMP</name>
  13508. <description>Fast-mode Plus (Fm+) driving capability activation on PB6</description>
  13509. <bitOffset>16</bitOffset>
  13510. <bitWidth>1</bitWidth>
  13511. </field>
  13512. <field>
  13513. <name>BOOSTEN</name>
  13514. <description>I/O analog switch voltage booster enable</description>
  13515. <bitOffset>8</bitOffset>
  13516. <bitWidth>1</bitWidth>
  13517. </field>
  13518. </fields>
  13519. </register>
  13520. <register>
  13521. <name>SYSCFG_EXTICR1</name>
  13522. <displayName>SYSCFG_EXTICR1</displayName>
  13523. <description>external interrupt configuration register 1</description>
  13524. <addressOffset>0x8</addressOffset>
  13525. <size>0x20</size>
  13526. <access>read-write</access>
  13527. <resetValue>0x00000000</resetValue>
  13528. <fields>
  13529. <field>
  13530. <name>EXTI3</name>
  13531. <description>EXTI 3 configuration bits</description>
  13532. <bitOffset>12</bitOffset>
  13533. <bitWidth>3</bitWidth>
  13534. </field>
  13535. <field>
  13536. <name>EXTI2</name>
  13537. <description>EXTI 2 configuration bits</description>
  13538. <bitOffset>8</bitOffset>
  13539. <bitWidth>3</bitWidth>
  13540. </field>
  13541. <field>
  13542. <name>EXTI1</name>
  13543. <description>EXTI 1 configuration bits</description>
  13544. <bitOffset>4</bitOffset>
  13545. <bitWidth>3</bitWidth>
  13546. </field>
  13547. <field>
  13548. <name>EXTI0</name>
  13549. <description>EXTI 0 configuration bits</description>
  13550. <bitOffset>0</bitOffset>
  13551. <bitWidth>3</bitWidth>
  13552. </field>
  13553. </fields>
  13554. </register>
  13555. <register>
  13556. <name>SYSCFG_EXTICR2</name>
  13557. <displayName>SYSCFG_EXTICR2</displayName>
  13558. <description>external interrupt configuration register 2</description>
  13559. <addressOffset>0xC</addressOffset>
  13560. <size>0x20</size>
  13561. <access>read-write</access>
  13562. <resetValue>0x00000000</resetValue>
  13563. <fields>
  13564. <field>
  13565. <name>EXTI7</name>
  13566. <description>EXTI 7 configuration bits</description>
  13567. <bitOffset>12</bitOffset>
  13568. <bitWidth>3</bitWidth>
  13569. </field>
  13570. <field>
  13571. <name>EXTI6</name>
  13572. <description>EXTI 6 configuration bits</description>
  13573. <bitOffset>8</bitOffset>
  13574. <bitWidth>3</bitWidth>
  13575. </field>
  13576. <field>
  13577. <name>EXTI5</name>
  13578. <description>EXTI 5 configuration bits</description>
  13579. <bitOffset>4</bitOffset>
  13580. <bitWidth>3</bitWidth>
  13581. </field>
  13582. <field>
  13583. <name>EXTI4</name>
  13584. <description>EXTI 4 configuration bits</description>
  13585. <bitOffset>0</bitOffset>
  13586. <bitWidth>3</bitWidth>
  13587. </field>
  13588. </fields>
  13589. </register>
  13590. <register>
  13591. <name>SYSCFG_EXTICR3</name>
  13592. <displayName>SYSCFG_EXTICR3</displayName>
  13593. <description>external interrupt configuration register 3</description>
  13594. <addressOffset>0x10</addressOffset>
  13595. <size>0x20</size>
  13596. <access>read-write</access>
  13597. <resetValue>0x00000000</resetValue>
  13598. <fields>
  13599. <field>
  13600. <name>EXTI11</name>
  13601. <description>EXTI 11 configuration bits</description>
  13602. <bitOffset>12</bitOffset>
  13603. <bitWidth>3</bitWidth>
  13604. </field>
  13605. <field>
  13606. <name>EXTI10</name>
  13607. <description>EXTI 10 configuration bits</description>
  13608. <bitOffset>8</bitOffset>
  13609. <bitWidth>3</bitWidth>
  13610. </field>
  13611. <field>
  13612. <name>EXTI9</name>
  13613. <description>EXTI 9 configuration bits</description>
  13614. <bitOffset>4</bitOffset>
  13615. <bitWidth>3</bitWidth>
  13616. </field>
  13617. <field>
  13618. <name>EXTI8</name>
  13619. <description>EXTI 8 configuration bits</description>
  13620. <bitOffset>0</bitOffset>
  13621. <bitWidth>3</bitWidth>
  13622. </field>
  13623. </fields>
  13624. </register>
  13625. <register>
  13626. <name>SYSCFG_EXTICR4</name>
  13627. <displayName>SYSCFG_EXTICR4</displayName>
  13628. <description>external interrupt configuration register 4</description>
  13629. <addressOffset>0x14</addressOffset>
  13630. <size>0x20</size>
  13631. <access>read-write</access>
  13632. <resetValue>0x00000000</resetValue>
  13633. <fields>
  13634. <field>
  13635. <name>EXTI15</name>
  13636. <description>EXTI15 configuration bits</description>
  13637. <bitOffset>12</bitOffset>
  13638. <bitWidth>3</bitWidth>
  13639. </field>
  13640. <field>
  13641. <name>EXTI14</name>
  13642. <description>EXTI14 configuration bits</description>
  13643. <bitOffset>8</bitOffset>
  13644. <bitWidth>3</bitWidth>
  13645. </field>
  13646. <field>
  13647. <name>EXTI13</name>
  13648. <description>EXTI13 configuration bits</description>
  13649. <bitOffset>4</bitOffset>
  13650. <bitWidth>3</bitWidth>
  13651. </field>
  13652. <field>
  13653. <name>EXTI12</name>
  13654. <description>EXTI12 configuration bits</description>
  13655. <bitOffset>0</bitOffset>
  13656. <bitWidth>3</bitWidth>
  13657. </field>
  13658. </fields>
  13659. </register>
  13660. <register>
  13661. <name>SYSCFG_SCSR</name>
  13662. <displayName>SYSCFG_SCSR</displayName>
  13663. <description>SCSR</description>
  13664. <addressOffset>0x18</addressOffset>
  13665. <size>0x20</size>
  13666. <resetValue>0x00000000</resetValue>
  13667. <fields>
  13668. <field>
  13669. <name>SRAM2BSY</name>
  13670. <description>SRAM2 busy by erase operation</description>
  13671. <bitOffset>1</bitOffset>
  13672. <bitWidth>1</bitWidth>
  13673. <access>read-only</access>
  13674. </field>
  13675. <field>
  13676. <name>SRAM2ER</name>
  13677. <description>SRAM2 Erase</description>
  13678. <bitOffset>0</bitOffset>
  13679. <bitWidth>1</bitWidth>
  13680. <access>read-write</access>
  13681. </field>
  13682. <field>
  13683. <name>C2RFD</name>
  13684. <description>CPU2 SRAM fetch (execution) disable.</description>
  13685. <bitOffset>31</bitOffset>
  13686. <bitWidth>1</bitWidth>
  13687. <access>read-write</access>
  13688. </field>
  13689. </fields>
  13690. </register>
  13691. <register>
  13692. <name>SYSCFG_CFGR2</name>
  13693. <displayName>SYSCFG_CFGR2</displayName>
  13694. <description>CFGR2</description>
  13695. <addressOffset>0x1C</addressOffset>
  13696. <size>0x20</size>
  13697. <resetValue>0x00000000</resetValue>
  13698. <fields>
  13699. <field>
  13700. <name>SPF</name>
  13701. <description>SRAM2 parity error flag</description>
  13702. <bitOffset>8</bitOffset>
  13703. <bitWidth>1</bitWidth>
  13704. <access>read-write</access>
  13705. </field>
  13706. <field>
  13707. <name>ECCL</name>
  13708. <description>ECC Lock</description>
  13709. <bitOffset>3</bitOffset>
  13710. <bitWidth>1</bitWidth>
  13711. <access>write-only</access>
  13712. </field>
  13713. <field>
  13714. <name>PVDL</name>
  13715. <description>PVD lock enable bit</description>
  13716. <bitOffset>2</bitOffset>
  13717. <bitWidth>1</bitWidth>
  13718. <access>write-only</access>
  13719. </field>
  13720. <field>
  13721. <name>SPL</name>
  13722. <description>SRAM2 parity lock bit</description>
  13723. <bitOffset>1</bitOffset>
  13724. <bitWidth>1</bitWidth>
  13725. <access>write-only</access>
  13726. </field>
  13727. <field>
  13728. <name>CLL</name>
  13729. <description>Cortex-M4 LOCKUP (Hardfault) output enable bit</description>
  13730. <bitOffset>0</bitOffset>
  13731. <bitWidth>1</bitWidth>
  13732. <access>write-only</access>
  13733. </field>
  13734. </fields>
  13735. </register>
  13736. <register>
  13737. <name>SYSCFG_SWPR</name>
  13738. <displayName>SYSCFG_SWPR</displayName>
  13739. <description>SRAM2 write protection register</description>
  13740. <addressOffset>0x20</addressOffset>
  13741. <size>0x20</size>
  13742. <access>write-only</access>
  13743. <resetValue>0x00000000</resetValue>
  13744. <fields>
  13745. <field>
  13746. <name>P31WP</name>
  13747. <description>SRAM2 page 31 write protection</description>
  13748. <bitOffset>31</bitOffset>
  13749. <bitWidth>1</bitWidth>
  13750. </field>
  13751. <field>
  13752. <name>P30WP</name>
  13753. <description>P30WP</description>
  13754. <bitOffset>30</bitOffset>
  13755. <bitWidth>1</bitWidth>
  13756. </field>
  13757. <field>
  13758. <name>P29WP</name>
  13759. <description>P29WP</description>
  13760. <bitOffset>29</bitOffset>
  13761. <bitWidth>1</bitWidth>
  13762. </field>
  13763. <field>
  13764. <name>P28WP</name>
  13765. <description>P28WP</description>
  13766. <bitOffset>28</bitOffset>
  13767. <bitWidth>1</bitWidth>
  13768. </field>
  13769. <field>
  13770. <name>P27WP</name>
  13771. <description>P27WP</description>
  13772. <bitOffset>27</bitOffset>
  13773. <bitWidth>1</bitWidth>
  13774. </field>
  13775. <field>
  13776. <name>P26WP</name>
  13777. <description>P26WP</description>
  13778. <bitOffset>26</bitOffset>
  13779. <bitWidth>1</bitWidth>
  13780. </field>
  13781. <field>
  13782. <name>P25WP</name>
  13783. <description>P25WP</description>
  13784. <bitOffset>25</bitOffset>
  13785. <bitWidth>1</bitWidth>
  13786. </field>
  13787. <field>
  13788. <name>P24WP</name>
  13789. <description>P24WP</description>
  13790. <bitOffset>24</bitOffset>
  13791. <bitWidth>1</bitWidth>
  13792. </field>
  13793. <field>
  13794. <name>P23WP</name>
  13795. <description>P23WP</description>
  13796. <bitOffset>23</bitOffset>
  13797. <bitWidth>1</bitWidth>
  13798. </field>
  13799. <field>
  13800. <name>P22WP</name>
  13801. <description>P22WP</description>
  13802. <bitOffset>22</bitOffset>
  13803. <bitWidth>1</bitWidth>
  13804. </field>
  13805. <field>
  13806. <name>P21WP</name>
  13807. <description>P21WP</description>
  13808. <bitOffset>21</bitOffset>
  13809. <bitWidth>1</bitWidth>
  13810. </field>
  13811. <field>
  13812. <name>P20WP</name>
  13813. <description>P20WP</description>
  13814. <bitOffset>20</bitOffset>
  13815. <bitWidth>1</bitWidth>
  13816. </field>
  13817. <field>
  13818. <name>P19WP</name>
  13819. <description>P19WP</description>
  13820. <bitOffset>19</bitOffset>
  13821. <bitWidth>1</bitWidth>
  13822. </field>
  13823. <field>
  13824. <name>P18WP</name>
  13825. <description>P18WP</description>
  13826. <bitOffset>18</bitOffset>
  13827. <bitWidth>1</bitWidth>
  13828. </field>
  13829. <field>
  13830. <name>P17WP</name>
  13831. <description>P17WP</description>
  13832. <bitOffset>17</bitOffset>
  13833. <bitWidth>1</bitWidth>
  13834. </field>
  13835. <field>
  13836. <name>P16WP</name>
  13837. <description>P16WP</description>
  13838. <bitOffset>16</bitOffset>
  13839. <bitWidth>1</bitWidth>
  13840. </field>
  13841. <field>
  13842. <name>P15WP</name>
  13843. <description>P15WP</description>
  13844. <bitOffset>15</bitOffset>
  13845. <bitWidth>1</bitWidth>
  13846. </field>
  13847. <field>
  13848. <name>P14WP</name>
  13849. <description>P14WP</description>
  13850. <bitOffset>14</bitOffset>
  13851. <bitWidth>1</bitWidth>
  13852. </field>
  13853. <field>
  13854. <name>P13WP</name>
  13855. <description>P13WP</description>
  13856. <bitOffset>13</bitOffset>
  13857. <bitWidth>1</bitWidth>
  13858. </field>
  13859. <field>
  13860. <name>P12WP</name>
  13861. <description>P12WP</description>
  13862. <bitOffset>12</bitOffset>
  13863. <bitWidth>1</bitWidth>
  13864. </field>
  13865. <field>
  13866. <name>P11WP</name>
  13867. <description>P11WP</description>
  13868. <bitOffset>11</bitOffset>
  13869. <bitWidth>1</bitWidth>
  13870. </field>
  13871. <field>
  13872. <name>P10WP</name>
  13873. <description>P10WP</description>
  13874. <bitOffset>10</bitOffset>
  13875. <bitWidth>1</bitWidth>
  13876. </field>
  13877. <field>
  13878. <name>P9WP</name>
  13879. <description>P9WP</description>
  13880. <bitOffset>9</bitOffset>
  13881. <bitWidth>1</bitWidth>
  13882. </field>
  13883. <field>
  13884. <name>P8WP</name>
  13885. <description>P8WP</description>
  13886. <bitOffset>8</bitOffset>
  13887. <bitWidth>1</bitWidth>
  13888. </field>
  13889. <field>
  13890. <name>P7WP</name>
  13891. <description>P7WP</description>
  13892. <bitOffset>7</bitOffset>
  13893. <bitWidth>1</bitWidth>
  13894. </field>
  13895. <field>
  13896. <name>P6WP</name>
  13897. <description>P6WP</description>
  13898. <bitOffset>6</bitOffset>
  13899. <bitWidth>1</bitWidth>
  13900. </field>
  13901. <field>
  13902. <name>P5WP</name>
  13903. <description>P5WP</description>
  13904. <bitOffset>5</bitOffset>
  13905. <bitWidth>1</bitWidth>
  13906. </field>
  13907. <field>
  13908. <name>P4WP</name>
  13909. <description>P4WP</description>
  13910. <bitOffset>4</bitOffset>
  13911. <bitWidth>1</bitWidth>
  13912. </field>
  13913. <field>
  13914. <name>P3WP</name>
  13915. <description>P3WP</description>
  13916. <bitOffset>3</bitOffset>
  13917. <bitWidth>1</bitWidth>
  13918. </field>
  13919. <field>
  13920. <name>P2WP</name>
  13921. <description>P2WP</description>
  13922. <bitOffset>2</bitOffset>
  13923. <bitWidth>1</bitWidth>
  13924. </field>
  13925. <field>
  13926. <name>P1WP</name>
  13927. <description>P1WP</description>
  13928. <bitOffset>1</bitOffset>
  13929. <bitWidth>1</bitWidth>
  13930. </field>
  13931. <field>
  13932. <name>P0WP</name>
  13933. <description>P0WP</description>
  13934. <bitOffset>0</bitOffset>
  13935. <bitWidth>1</bitWidth>
  13936. </field>
  13937. </fields>
  13938. </register>
  13939. <register>
  13940. <name>SYSCFG_SKR</name>
  13941. <displayName>SYSCFG_SKR</displayName>
  13942. <description>SKR</description>
  13943. <addressOffset>0x24</addressOffset>
  13944. <size>0x20</size>
  13945. <access>write-only</access>
  13946. <resetValue>0x00000000</resetValue>
  13947. <fields>
  13948. <field>
  13949. <name>KEY</name>
  13950. <description>SRAM2 write protection key for software erase</description>
  13951. <bitOffset>0</bitOffset>
  13952. <bitWidth>8</bitWidth>
  13953. </field>
  13954. </fields>
  13955. </register>
  13956. <register>
  13957. <name>SYSCFG_SWPR2</name>
  13958. <displayName>SYSCFG_SWPR2</displayName>
  13959. <description>SRAM2 write protection register 2</description>
  13960. <addressOffset>0x28</addressOffset>
  13961. <size>0x20</size>
  13962. <access>write-only</access>
  13963. <resetValue>0x00000000</resetValue>
  13964. <fields>
  13965. <field>
  13966. <name>P63WP</name>
  13967. <description>SRAM2 page 63 write protection</description>
  13968. <bitOffset>31</bitOffset>
  13969. <bitWidth>1</bitWidth>
  13970. </field>
  13971. <field>
  13972. <name>P62WP</name>
  13973. <description>P62WP</description>
  13974. <bitOffset>30</bitOffset>
  13975. <bitWidth>1</bitWidth>
  13976. </field>
  13977. <field>
  13978. <name>P61WP</name>
  13979. <description>P61WP</description>
  13980. <bitOffset>29</bitOffset>
  13981. <bitWidth>1</bitWidth>
  13982. </field>
  13983. <field>
  13984. <name>P60WP</name>
  13985. <description>P60WP</description>
  13986. <bitOffset>28</bitOffset>
  13987. <bitWidth>1</bitWidth>
  13988. </field>
  13989. <field>
  13990. <name>P59WP</name>
  13991. <description>P59WP</description>
  13992. <bitOffset>27</bitOffset>
  13993. <bitWidth>1</bitWidth>
  13994. </field>
  13995. <field>
  13996. <name>P58WP</name>
  13997. <description>P58WP</description>
  13998. <bitOffset>26</bitOffset>
  13999. <bitWidth>1</bitWidth>
  14000. </field>
  14001. <field>
  14002. <name>P57WP</name>
  14003. <description>P57WP</description>
  14004. <bitOffset>25</bitOffset>
  14005. <bitWidth>1</bitWidth>
  14006. </field>
  14007. <field>
  14008. <name>P56WP</name>
  14009. <description>P56WP</description>
  14010. <bitOffset>24</bitOffset>
  14011. <bitWidth>1</bitWidth>
  14012. </field>
  14013. <field>
  14014. <name>P55WP</name>
  14015. <description>P55WP</description>
  14016. <bitOffset>23</bitOffset>
  14017. <bitWidth>1</bitWidth>
  14018. </field>
  14019. <field>
  14020. <name>P54WP</name>
  14021. <description>P54WP</description>
  14022. <bitOffset>22</bitOffset>
  14023. <bitWidth>1</bitWidth>
  14024. </field>
  14025. <field>
  14026. <name>P53WP</name>
  14027. <description>P53WP</description>
  14028. <bitOffset>21</bitOffset>
  14029. <bitWidth>1</bitWidth>
  14030. </field>
  14031. <field>
  14032. <name>P52WP</name>
  14033. <description>P52WP</description>
  14034. <bitOffset>20</bitOffset>
  14035. <bitWidth>1</bitWidth>
  14036. </field>
  14037. <field>
  14038. <name>P51WP</name>
  14039. <description>P51WP</description>
  14040. <bitOffset>19</bitOffset>
  14041. <bitWidth>1</bitWidth>
  14042. </field>
  14043. <field>
  14044. <name>P50WP</name>
  14045. <description>P50WP</description>
  14046. <bitOffset>18</bitOffset>
  14047. <bitWidth>1</bitWidth>
  14048. </field>
  14049. <field>
  14050. <name>P49WP</name>
  14051. <description>P49WP</description>
  14052. <bitOffset>17</bitOffset>
  14053. <bitWidth>1</bitWidth>
  14054. </field>
  14055. <field>
  14056. <name>P48WP</name>
  14057. <description>P48WP</description>
  14058. <bitOffset>16</bitOffset>
  14059. <bitWidth>1</bitWidth>
  14060. </field>
  14061. <field>
  14062. <name>P47WP</name>
  14063. <description>P47WP</description>
  14064. <bitOffset>15</bitOffset>
  14065. <bitWidth>1</bitWidth>
  14066. </field>
  14067. <field>
  14068. <name>P46WP</name>
  14069. <description>P46WP</description>
  14070. <bitOffset>14</bitOffset>
  14071. <bitWidth>1</bitWidth>
  14072. </field>
  14073. <field>
  14074. <name>P45WP</name>
  14075. <description>P45WP</description>
  14076. <bitOffset>13</bitOffset>
  14077. <bitWidth>1</bitWidth>
  14078. </field>
  14079. <field>
  14080. <name>P44WP</name>
  14081. <description>P44WP</description>
  14082. <bitOffset>12</bitOffset>
  14083. <bitWidth>1</bitWidth>
  14084. </field>
  14085. <field>
  14086. <name>P43WP</name>
  14087. <description>P43WP</description>
  14088. <bitOffset>11</bitOffset>
  14089. <bitWidth>1</bitWidth>
  14090. </field>
  14091. <field>
  14092. <name>P42WP</name>
  14093. <description>P42WP</description>
  14094. <bitOffset>10</bitOffset>
  14095. <bitWidth>1</bitWidth>
  14096. </field>
  14097. <field>
  14098. <name>P41WP</name>
  14099. <description>P41WP</description>
  14100. <bitOffset>9</bitOffset>
  14101. <bitWidth>1</bitWidth>
  14102. </field>
  14103. <field>
  14104. <name>P40WP</name>
  14105. <description>P40WP</description>
  14106. <bitOffset>8</bitOffset>
  14107. <bitWidth>1</bitWidth>
  14108. </field>
  14109. <field>
  14110. <name>P39WP</name>
  14111. <description>P39WP</description>
  14112. <bitOffset>7</bitOffset>
  14113. <bitWidth>1</bitWidth>
  14114. </field>
  14115. <field>
  14116. <name>P38WP</name>
  14117. <description>P38WP</description>
  14118. <bitOffset>6</bitOffset>
  14119. <bitWidth>1</bitWidth>
  14120. </field>
  14121. <field>
  14122. <name>P37WP</name>
  14123. <description>P37WP</description>
  14124. <bitOffset>5</bitOffset>
  14125. <bitWidth>1</bitWidth>
  14126. </field>
  14127. <field>
  14128. <name>P36WP</name>
  14129. <description>P36WP</description>
  14130. <bitOffset>4</bitOffset>
  14131. <bitWidth>1</bitWidth>
  14132. </field>
  14133. <field>
  14134. <name>P35WP</name>
  14135. <description>P35WP</description>
  14136. <bitOffset>3</bitOffset>
  14137. <bitWidth>1</bitWidth>
  14138. </field>
  14139. <field>
  14140. <name>P34WP</name>
  14141. <description>P34WP</description>
  14142. <bitOffset>2</bitOffset>
  14143. <bitWidth>1</bitWidth>
  14144. </field>
  14145. <field>
  14146. <name>P33WP</name>
  14147. <description>P33WP</description>
  14148. <bitOffset>1</bitOffset>
  14149. <bitWidth>1</bitWidth>
  14150. </field>
  14151. <field>
  14152. <name>P32WP</name>
  14153. <description>P32WP</description>
  14154. <bitOffset>0</bitOffset>
  14155. <bitWidth>1</bitWidth>
  14156. </field>
  14157. </fields>
  14158. </register>
  14159. <register>
  14160. <name>VREFBUF_CSR</name>
  14161. <displayName>VREFBUF_CSR</displayName>
  14162. <description>VREF control and status register</description>
  14163. <addressOffset>0x30</addressOffset>
  14164. <size>0x20</size>
  14165. <resetValue>0x00000002</resetValue>
  14166. <fields>
  14167. <field>
  14168. <name>ENVR</name>
  14169. <description>Voltage reference buffer enable</description>
  14170. <bitOffset>0</bitOffset>
  14171. <bitWidth>1</bitWidth>
  14172. <access>read-write</access>
  14173. </field>
  14174. <field>
  14175. <name>HIZ</name>
  14176. <description>High impedance mode</description>
  14177. <bitOffset>1</bitOffset>
  14178. <bitWidth>1</bitWidth>
  14179. <access>read-write</access>
  14180. </field>
  14181. <field>
  14182. <name>VRS</name>
  14183. <description>Voltage reference scale</description>
  14184. <bitOffset>2</bitOffset>
  14185. <bitWidth>1</bitWidth>
  14186. <access>read-write</access>
  14187. </field>
  14188. <field>
  14189. <name>VRR</name>
  14190. <description>Voltage reference buffer ready</description>
  14191. <bitOffset>3</bitOffset>
  14192. <bitWidth>1</bitWidth>
  14193. <access>read-only</access>
  14194. </field>
  14195. </fields>
  14196. </register>
  14197. <register>
  14198. <name>VREFBUF_CCR</name>
  14199. <displayName>VREFBUF_CCR</displayName>
  14200. <description>calibration control register</description>
  14201. <addressOffset>0x34</addressOffset>
  14202. <size>0x20</size>
  14203. <access>read-write</access>
  14204. <resetValue>0x00000000</resetValue>
  14205. <fields>
  14206. <field>
  14207. <name>TRIM</name>
  14208. <description>Trimming code</description>
  14209. <bitOffset>0</bitOffset>
  14210. <bitWidth>6</bitWidth>
  14211. </field>
  14212. </fields>
  14213. </register>
  14214. <register>
  14215. <name>SYSCFG_IMR1</name>
  14216. <displayName>SYSCFG_IMR1</displayName>
  14217. <description>CPU1 interrupt mask register 1</description>
  14218. <addressOffset>0x100</addressOffset>
  14219. <size>0x20</size>
  14220. <access>read-write</access>
  14221. <resetValue>0x00000000</resetValue>
  14222. <fields>
  14223. <field>
  14224. <name>TIM1IM</name>
  14225. <description>Peripheral TIM1 interrupt mask to CPU1</description>
  14226. <bitOffset>13</bitOffset>
  14227. <bitWidth>1</bitWidth>
  14228. </field>
  14229. <field>
  14230. <name>TIM16IM</name>
  14231. <description>Peripheral TIM16 interrupt mask to CPU1</description>
  14232. <bitOffset>14</bitOffset>
  14233. <bitWidth>1</bitWidth>
  14234. </field>
  14235. <field>
  14236. <name>TIM17IM</name>
  14237. <description>Peripheral TIM17 interrupt mask to CPU1</description>
  14238. <bitOffset>15</bitOffset>
  14239. <bitWidth>1</bitWidth>
  14240. </field>
  14241. <field>
  14242. <name>EXIT5IM</name>
  14243. <description>Peripheral EXIT5 interrupt mask to CPU1</description>
  14244. <bitOffset>21</bitOffset>
  14245. <bitWidth>1</bitWidth>
  14246. </field>
  14247. <field>
  14248. <name>EXIT6IM</name>
  14249. <description>Peripheral EXIT6 interrupt mask to CPU1</description>
  14250. <bitOffset>22</bitOffset>
  14251. <bitWidth>1</bitWidth>
  14252. </field>
  14253. <field>
  14254. <name>EXIT7IM</name>
  14255. <description>Peripheral EXIT7 interrupt mask to CPU1</description>
  14256. <bitOffset>23</bitOffset>
  14257. <bitWidth>1</bitWidth>
  14258. </field>
  14259. <field>
  14260. <name>EXIT8IM</name>
  14261. <description>Peripheral EXIT8 interrupt mask to CPU1</description>
  14262. <bitOffset>24</bitOffset>
  14263. <bitWidth>1</bitWidth>
  14264. </field>
  14265. <field>
  14266. <name>EXIT9IM</name>
  14267. <description>Peripheral EXIT9 interrupt mask to CPU1</description>
  14268. <bitOffset>25</bitOffset>
  14269. <bitWidth>1</bitWidth>
  14270. </field>
  14271. <field>
  14272. <name>EXIT10IM</name>
  14273. <description>Peripheral EXIT10 interrupt mask to CPU1</description>
  14274. <bitOffset>26</bitOffset>
  14275. <bitWidth>1</bitWidth>
  14276. </field>
  14277. <field>
  14278. <name>EXIT11IM</name>
  14279. <description>Peripheral EXIT11 interrupt mask to CPU1</description>
  14280. <bitOffset>27</bitOffset>
  14281. <bitWidth>1</bitWidth>
  14282. </field>
  14283. <field>
  14284. <name>EXIT12IM</name>
  14285. <description>Peripheral EXIT12 interrupt mask to CPU1</description>
  14286. <bitOffset>28</bitOffset>
  14287. <bitWidth>1</bitWidth>
  14288. </field>
  14289. <field>
  14290. <name>EXIT13IM</name>
  14291. <description>Peripheral EXIT13 interrupt mask to CPU1</description>
  14292. <bitOffset>29</bitOffset>
  14293. <bitWidth>1</bitWidth>
  14294. </field>
  14295. <field>
  14296. <name>EXIT14IM</name>
  14297. <description>Peripheral EXIT14 interrupt mask to CPU1</description>
  14298. <bitOffset>30</bitOffset>
  14299. <bitWidth>1</bitWidth>
  14300. </field>
  14301. <field>
  14302. <name>EXIT15IM</name>
  14303. <description>Peripheral EXIT15 interrupt mask to CPU1</description>
  14304. <bitOffset>31</bitOffset>
  14305. <bitWidth>1</bitWidth>
  14306. </field>
  14307. </fields>
  14308. </register>
  14309. <register>
  14310. <name>SYSCFG_IMR2</name>
  14311. <displayName>SYSCFG_IMR2</displayName>
  14312. <description>CPU1 interrupt mask register 2</description>
  14313. <addressOffset>0x104</addressOffset>
  14314. <size>0x20</size>
  14315. <access>read-write</access>
  14316. <resetValue>0x00000000</resetValue>
  14317. <fields>
  14318. <field>
  14319. <name>PVM3IM</name>
  14320. <description>Peripheral PVM3 interrupt mask to CPU1</description>
  14321. <bitOffset>18</bitOffset>
  14322. <bitWidth>1</bitWidth>
  14323. </field>
  14324. <field>
  14325. <name>PVM1IM</name>
  14326. <description>Peripheral PVM1 interrupt mask to CPU1</description>
  14327. <bitOffset>16</bitOffset>
  14328. <bitWidth>1</bitWidth>
  14329. </field>
  14330. <field>
  14331. <name>PVDIM</name>
  14332. <description>Peripheral PVD interrupt mask to CPU1</description>
  14333. <bitOffset>20</bitOffset>
  14334. <bitWidth>1</bitWidth>
  14335. </field>
  14336. </fields>
  14337. </register>
  14338. <register>
  14339. <name>SYSCFG_C2IMR1</name>
  14340. <displayName>SYSCFG_C2IMR1</displayName>
  14341. <description>CPU2 interrupt mask register 1</description>
  14342. <addressOffset>0x108</addressOffset>
  14343. <size>0x20</size>
  14344. <access>read-write</access>
  14345. <resetValue>0x00000000</resetValue>
  14346. <fields>
  14347. <field>
  14348. <name>RTCSTAMP</name>
  14349. <description>Peripheral RTCSTAMP interrupt mask to CPU2</description>
  14350. <bitOffset>0</bitOffset>
  14351. <bitWidth>1</bitWidth>
  14352. </field>
  14353. <field>
  14354. <name>RTCWKUP</name>
  14355. <description>Peripheral RTCWKUP interrupt mask to CPU2</description>
  14356. <bitOffset>3</bitOffset>
  14357. <bitWidth>1</bitWidth>
  14358. </field>
  14359. <field>
  14360. <name>RTCALARM</name>
  14361. <description>Peripheral RTCALARM interrupt mask to CPU2</description>
  14362. <bitOffset>4</bitOffset>
  14363. <bitWidth>1</bitWidth>
  14364. </field>
  14365. <field>
  14366. <name>RCC</name>
  14367. <description>Peripheral RCC interrupt mask to CPU2</description>
  14368. <bitOffset>5</bitOffset>
  14369. <bitWidth>1</bitWidth>
  14370. </field>
  14371. <field>
  14372. <name>FLASH</name>
  14373. <description>Peripheral FLASH interrupt mask to CPU2</description>
  14374. <bitOffset>6</bitOffset>
  14375. <bitWidth>1</bitWidth>
  14376. </field>
  14377. <field>
  14378. <name>PKA</name>
  14379. <description>Peripheral PKA interrupt mask to CPU2</description>
  14380. <bitOffset>8</bitOffset>
  14381. <bitWidth>1</bitWidth>
  14382. </field>
  14383. <field>
  14384. <name>RNG</name>
  14385. <description>Peripheral RNG interrupt mask to CPU2</description>
  14386. <bitOffset>9</bitOffset>
  14387. <bitWidth>1</bitWidth>
  14388. </field>
  14389. <field>
  14390. <name>AES1</name>
  14391. <description>Peripheral AES1 interrupt mask to CPU2</description>
  14392. <bitOffset>10</bitOffset>
  14393. <bitWidth>1</bitWidth>
  14394. </field>
  14395. <field>
  14396. <name>COMP</name>
  14397. <description>Peripheral COMP interrupt mask to CPU2</description>
  14398. <bitOffset>11</bitOffset>
  14399. <bitWidth>1</bitWidth>
  14400. </field>
  14401. <field>
  14402. <name>ADC</name>
  14403. <description>Peripheral ADC interrupt mask to CPU2</description>
  14404. <bitOffset>12</bitOffset>
  14405. <bitWidth>1</bitWidth>
  14406. </field>
  14407. </fields>
  14408. </register>
  14409. <register>
  14410. <name>SYSCFG_C2IMR2</name>
  14411. <displayName>SYSCFG_C2IMR2</displayName>
  14412. <description>CPU2 interrupt mask register 1</description>
  14413. <addressOffset>0x10C</addressOffset>
  14414. <size>0x20</size>
  14415. <access>read-write</access>
  14416. <resetValue>0x00000000</resetValue>
  14417. <fields>
  14418. <field>
  14419. <name>DMA1_CH1_IM</name>
  14420. <description>Peripheral DMA1 CH1 interrupt mask to CPU2</description>
  14421. <bitOffset>0</bitOffset>
  14422. <bitWidth>1</bitWidth>
  14423. </field>
  14424. <field>
  14425. <name>DMA1_CH2_IM</name>
  14426. <description>Peripheral DMA1 CH2 interrupt mask to CPU2</description>
  14427. <bitOffset>1</bitOffset>
  14428. <bitWidth>1</bitWidth>
  14429. </field>
  14430. <field>
  14431. <name>DMA1_CH3_IM</name>
  14432. <description>Peripheral DMA1 CH3 interrupt mask to CPU2</description>
  14433. <bitOffset>2</bitOffset>
  14434. <bitWidth>1</bitWidth>
  14435. </field>
  14436. <field>
  14437. <name>DMA1_CH4_IM</name>
  14438. <description>Peripheral DMA1 CH4 interrupt mask to CPU2</description>
  14439. <bitOffset>3</bitOffset>
  14440. <bitWidth>1</bitWidth>
  14441. </field>
  14442. <field>
  14443. <name>DMA1_CH5_IM</name>
  14444. <description>Peripheral DMA1 CH5 interrupt mask to CPU2</description>
  14445. <bitOffset>4</bitOffset>
  14446. <bitWidth>1</bitWidth>
  14447. </field>
  14448. <field>
  14449. <name>DMA1_CH6_IM</name>
  14450. <description>Peripheral DMA1 CH6 interrupt mask to CPU2</description>
  14451. <bitOffset>5</bitOffset>
  14452. <bitWidth>1</bitWidth>
  14453. </field>
  14454. <field>
  14455. <name>DMA1_CH7_IM</name>
  14456. <description>Peripheral DMA1 CH7 interrupt mask to CPU2</description>
  14457. <bitOffset>6</bitOffset>
  14458. <bitWidth>1</bitWidth>
  14459. </field>
  14460. <field>
  14461. <name>DMA2_CH1_IM</name>
  14462. <description>Peripheral DMA2 CH1 interrupt mask to CPU1</description>
  14463. <bitOffset>8</bitOffset>
  14464. <bitWidth>1</bitWidth>
  14465. </field>
  14466. <field>
  14467. <name>DMA2_CH2_IM</name>
  14468. <description>Peripheral DMA2 CH2 interrupt mask to CPU1</description>
  14469. <bitOffset>9</bitOffset>
  14470. <bitWidth>1</bitWidth>
  14471. </field>
  14472. <field>
  14473. <name>DMA2_CH3_IM</name>
  14474. <description>Peripheral DMA2 CH3 interrupt mask to CPU1</description>
  14475. <bitOffset>10</bitOffset>
  14476. <bitWidth>1</bitWidth>
  14477. </field>
  14478. <field>
  14479. <name>DMA2_CH4_IM</name>
  14480. <description>Peripheral DMA2 CH4 interrupt mask to CPU1</description>
  14481. <bitOffset>11</bitOffset>
  14482. <bitWidth>1</bitWidth>
  14483. </field>
  14484. <field>
  14485. <name>DMA2_CH5_IM</name>
  14486. <description>Peripheral DMA2 CH5 interrupt mask to CPU1</description>
  14487. <bitOffset>12</bitOffset>
  14488. <bitWidth>1</bitWidth>
  14489. </field>
  14490. <field>
  14491. <name>DMA2_CH6_IM</name>
  14492. <description>Peripheral DMA2 CH6 interrupt mask to CPU1</description>
  14493. <bitOffset>13</bitOffset>
  14494. <bitWidth>1</bitWidth>
  14495. </field>
  14496. <field>
  14497. <name>DMA2_CH7_IM</name>
  14498. <description>Peripheral DMA2 CH7 interrupt mask to CPU1</description>
  14499. <bitOffset>14</bitOffset>
  14500. <bitWidth>1</bitWidth>
  14501. </field>
  14502. <field>
  14503. <name>DMAM_UX1_IM</name>
  14504. <description>Peripheral DMAM UX1 interrupt mask to CPU1</description>
  14505. <bitOffset>15</bitOffset>
  14506. <bitWidth>1</bitWidth>
  14507. </field>
  14508. <field>
  14509. <name>PVM1IM</name>
  14510. <description>Peripheral PVM1IM interrupt mask to CPU1</description>
  14511. <bitOffset>16</bitOffset>
  14512. <bitWidth>1</bitWidth>
  14513. </field>
  14514. <field>
  14515. <name>PVM3IM</name>
  14516. <description>Peripheral PVM3IM interrupt mask to CPU1</description>
  14517. <bitOffset>18</bitOffset>
  14518. <bitWidth>1</bitWidth>
  14519. </field>
  14520. <field>
  14521. <name>PVDIM</name>
  14522. <description>Peripheral PVDIM interrupt mask to CPU1</description>
  14523. <bitOffset>20</bitOffset>
  14524. <bitWidth>1</bitWidth>
  14525. </field>
  14526. <field>
  14527. <name>TSCIM</name>
  14528. <description>Peripheral TSCIM interrupt mask to CPU1</description>
  14529. <bitOffset>21</bitOffset>
  14530. <bitWidth>1</bitWidth>
  14531. </field>
  14532. <field>
  14533. <name>LCDIM</name>
  14534. <description>Peripheral LCDIM interrupt mask to CPU1</description>
  14535. <bitOffset>22</bitOffset>
  14536. <bitWidth>1</bitWidth>
  14537. </field>
  14538. </fields>
  14539. </register>
  14540. <register>
  14541. <name>SYSCFG_SIPCR</name>
  14542. <displayName>SYSCFG_SIPCR</displayName>
  14543. <description>secure IP control register</description>
  14544. <addressOffset>0x110</addressOffset>
  14545. <size>0x20</size>
  14546. <access>read-write</access>
  14547. <resetValue>0x00000000</resetValue>
  14548. <fields>
  14549. <field>
  14550. <name>SAES1</name>
  14551. <description>Enable AES1 KEY[7:0] security.</description>
  14552. <bitOffset>0</bitOffset>
  14553. <bitWidth>1</bitWidth>
  14554. </field>
  14555. <field>
  14556. <name>SAES2</name>
  14557. <description>Enable AES2 security.</description>
  14558. <bitOffset>1</bitOffset>
  14559. <bitWidth>1</bitWidth>
  14560. </field>
  14561. <field>
  14562. <name>SPKA</name>
  14563. <description>Enable PKA security</description>
  14564. <bitOffset>2</bitOffset>
  14565. <bitWidth>1</bitWidth>
  14566. </field>
  14567. <field>
  14568. <name>SRNG</name>
  14569. <description>Enable True RNG security</description>
  14570. <bitOffset>3</bitOffset>
  14571. <bitWidth>1</bitWidth>
  14572. </field>
  14573. </fields>
  14574. </register>
  14575. </registers>
  14576. </peripheral>
  14577. <peripheral>
  14578. <name>COMP</name>
  14579. <description>Comparator instance 1</description>
  14580. <groupName>COMP</groupName>
  14581. <baseAddress>0x40010200</baseAddress>
  14582. <addressBlock>
  14583. <offset>0x0</offset>
  14584. <size>0x9</size>
  14585. <usage>registers</usage>
  14586. </addressBlock>
  14587. <interrupt>
  14588. <name>COMP</name>
  14589. <description>COMP2 &amp; COMP1 interrupt through
  14590. AIEC[21:20]</description>
  14591. <value>22</value>
  14592. </interrupt>
  14593. <registers>
  14594. <register>
  14595. <name>COMP1_CSR</name>
  14596. <displayName>COMP1_CSR</displayName>
  14597. <description>Comparator control and status register</description>
  14598. <addressOffset>0x0</addressOffset>
  14599. <size>0x20</size>
  14600. <resetValue>0x00000000</resetValue>
  14601. <fields>
  14602. <field>
  14603. <name>COMP1_EN</name>
  14604. <description>Comparator enable</description>
  14605. <bitOffset>0</bitOffset>
  14606. <bitWidth>1</bitWidth>
  14607. <access>read-write</access>
  14608. </field>
  14609. <field>
  14610. <name>COMP1_PWRMODE</name>
  14611. <description>Comparator power mode</description>
  14612. <bitOffset>2</bitOffset>
  14613. <bitWidth>2</bitWidth>
  14614. <access>read-write</access>
  14615. </field>
  14616. <field>
  14617. <name>COMP1_INMSEL</name>
  14618. <description>Comparator input minus selection</description>
  14619. <bitOffset>4</bitOffset>
  14620. <bitWidth>3</bitWidth>
  14621. <access>read-write</access>
  14622. </field>
  14623. <field>
  14624. <name>COMP1_INPSEL</name>
  14625. <description>Comparator input plus selection</description>
  14626. <bitOffset>7</bitOffset>
  14627. <bitWidth>2</bitWidth>
  14628. <access>read-write</access>
  14629. </field>
  14630. <field>
  14631. <name>COMP1_POLARITY</name>
  14632. <description>Comparator output polarity</description>
  14633. <bitOffset>15</bitOffset>
  14634. <bitWidth>1</bitWidth>
  14635. <access>read-write</access>
  14636. </field>
  14637. <field>
  14638. <name>COMP1_HYST</name>
  14639. <description>Comparator hysteresis</description>
  14640. <bitOffset>16</bitOffset>
  14641. <bitWidth>2</bitWidth>
  14642. <access>read-write</access>
  14643. </field>
  14644. <field>
  14645. <name>COMP1_BLANKING</name>
  14646. <description>Comparator blanking source</description>
  14647. <bitOffset>18</bitOffset>
  14648. <bitWidth>3</bitWidth>
  14649. <access>read-write</access>
  14650. </field>
  14651. <field>
  14652. <name>COMP1_BRGEN</name>
  14653. <description>Comparator voltage scaler enable</description>
  14654. <bitOffset>22</bitOffset>
  14655. <bitWidth>1</bitWidth>
  14656. <access>read-write</access>
  14657. </field>
  14658. <field>
  14659. <name>COMP1_SCALEN</name>
  14660. <description>Comparator scaler bridge enable</description>
  14661. <bitOffset>23</bitOffset>
  14662. <bitWidth>1</bitWidth>
  14663. <access>read-write</access>
  14664. </field>
  14665. <field>
  14666. <name>COMP1_INMESEL</name>
  14667. <description>Comparator input minus extended selection</description>
  14668. <bitOffset>25</bitOffset>
  14669. <bitWidth>2</bitWidth>
  14670. <access>read-write</access>
  14671. </field>
  14672. <field>
  14673. <name>COMP1_VALUE</name>
  14674. <description>Comparator output level</description>
  14675. <bitOffset>30</bitOffset>
  14676. <bitWidth>1</bitWidth>
  14677. <access>read-only</access>
  14678. </field>
  14679. <field>
  14680. <name>COMP1_LOCK</name>
  14681. <description>Comparator lock</description>
  14682. <bitOffset>31</bitOffset>
  14683. <bitWidth>1</bitWidth>
  14684. <access>read-write</access>
  14685. </field>
  14686. </fields>
  14687. </register>
  14688. <register>
  14689. <name>COMP2_CSR</name>
  14690. <displayName>COMP2_CSR</displayName>
  14691. <description>Comparator 2 control and status register</description>
  14692. <addressOffset>0x4</addressOffset>
  14693. <size>0x20</size>
  14694. <resetValue>0x00000000</resetValue>
  14695. <fields>
  14696. <field>
  14697. <name>COMP2_EN</name>
  14698. <description>Comparator 2 enable bit</description>
  14699. <bitOffset>0</bitOffset>
  14700. <bitWidth>1</bitWidth>
  14701. <access>read-write</access>
  14702. </field>
  14703. <field>
  14704. <name>COMP2_PWRMODE</name>
  14705. <description>Power Mode of the comparator 2</description>
  14706. <bitOffset>2</bitOffset>
  14707. <bitWidth>2</bitWidth>
  14708. <access>read-write</access>
  14709. </field>
  14710. <field>
  14711. <name>COMP2_INMSEL</name>
  14712. <description>Comparator 2 input minus selection bits</description>
  14713. <bitOffset>4</bitOffset>
  14714. <bitWidth>2</bitWidth>
  14715. <access>read-write</access>
  14716. </field>
  14717. <field>
  14718. <name>COMP2_INPSEL</name>
  14719. <description>Comparator 1 input plus selection bit</description>
  14720. <bitOffset>7</bitOffset>
  14721. <bitWidth>2</bitWidth>
  14722. <access>read-write</access>
  14723. </field>
  14724. <field>
  14725. <name>COMP2_WINMODE</name>
  14726. <description>Windows mode selection bit</description>
  14727. <bitOffset>9</bitOffset>
  14728. <bitWidth>1</bitWidth>
  14729. <access>read-write</access>
  14730. </field>
  14731. <field>
  14732. <name>COMP2_POLARITY</name>
  14733. <description>Comparator 2 polarity selection bit</description>
  14734. <bitOffset>15</bitOffset>
  14735. <bitWidth>1</bitWidth>
  14736. <access>read-write</access>
  14737. </field>
  14738. <field>
  14739. <name>COMP2_HYST</name>
  14740. <description>Comparator 2 hysteresis selection bits</description>
  14741. <bitOffset>16</bitOffset>
  14742. <bitWidth>2</bitWidth>
  14743. <access>read-write</access>
  14744. </field>
  14745. <field>
  14746. <name>COMP2_BLANKING</name>
  14747. <description>Comparator 2 blanking source selection bits</description>
  14748. <bitOffset>18</bitOffset>
  14749. <bitWidth>3</bitWidth>
  14750. <access>read-write</access>
  14751. </field>
  14752. <field>
  14753. <name>COMP2_BRGEN</name>
  14754. <description>Scaler bridge enable</description>
  14755. <bitOffset>22</bitOffset>
  14756. <bitWidth>1</bitWidth>
  14757. <access>read-write</access>
  14758. </field>
  14759. <field>
  14760. <name>COMP2_SCALEN</name>
  14761. <description>Voltage scaler enable bit</description>
  14762. <bitOffset>23</bitOffset>
  14763. <bitWidth>1</bitWidth>
  14764. <access>read-write</access>
  14765. </field>
  14766. <field>
  14767. <name>COMP2_INMESEL</name>
  14768. <description>comparator 2 input minus extended selection bits.</description>
  14769. <bitOffset>25</bitOffset>
  14770. <bitWidth>2</bitWidth>
  14771. <access>read-write</access>
  14772. </field>
  14773. <field>
  14774. <name>COMP2_VALUE</name>
  14775. <description>Comparator 2 output status bit</description>
  14776. <bitOffset>30</bitOffset>
  14777. <bitWidth>1</bitWidth>
  14778. <access>read-only</access>
  14779. </field>
  14780. <field>
  14781. <name>COMP2_LOCK</name>
  14782. <description>CSR register lock bit</description>
  14783. <bitOffset>31</bitOffset>
  14784. <bitWidth>1</bitWidth>
  14785. <access>read-write</access>
  14786. </field>
  14787. </fields>
  14788. </register>
  14789. </registers>
  14790. </peripheral>
  14791. <peripheral>
  14792. <name>RNG</name>
  14793. <description>Random number generator</description>
  14794. <groupName>RNG</groupName>
  14795. <baseAddress>0x58001000</baseAddress>
  14796. <addressBlock>
  14797. <offset>0x0</offset>
  14798. <size>0x400</size>
  14799. <usage>registers</usage>
  14800. </addressBlock>
  14801. <interrupt>
  14802. <name>True_RNG</name>
  14803. <description>True random number generator
  14804. interrupt</description>
  14805. <value>53</value>
  14806. </interrupt>
  14807. <registers>
  14808. <register>
  14809. <name>CR</name>
  14810. <displayName>CR</displayName>
  14811. <description>control register</description>
  14812. <addressOffset>0x0</addressOffset>
  14813. <size>0x20</size>
  14814. <access>read-write</access>
  14815. <resetValue>0x00000000</resetValue>
  14816. <fields>
  14817. <field>
  14818. <name>RNGEN</name>
  14819. <description>Random number generator enable</description>
  14820. <bitOffset>2</bitOffset>
  14821. <bitWidth>1</bitWidth>
  14822. </field>
  14823. <field>
  14824. <name>IE</name>
  14825. <description>Interrupt enable</description>
  14826. <bitOffset>3</bitOffset>
  14827. <bitWidth>1</bitWidth>
  14828. </field>
  14829. <field>
  14830. <name>BYP</name>
  14831. <description>Bypass mode enable</description>
  14832. <bitOffset>6</bitOffset>
  14833. <bitWidth>1</bitWidth>
  14834. </field>
  14835. </fields>
  14836. </register>
  14837. <register>
  14838. <name>SR</name>
  14839. <displayName>SR</displayName>
  14840. <description>status register</description>
  14841. <addressOffset>0x4</addressOffset>
  14842. <size>0x20</size>
  14843. <resetValue>0x00000000</resetValue>
  14844. <fields>
  14845. <field>
  14846. <name>SEIS</name>
  14847. <description>Seed error interrupt status</description>
  14848. <bitOffset>6</bitOffset>
  14849. <bitWidth>1</bitWidth>
  14850. <access>read-write</access>
  14851. </field>
  14852. <field>
  14853. <name>CEIS</name>
  14854. <description>Clock error interrupt status</description>
  14855. <bitOffset>5</bitOffset>
  14856. <bitWidth>1</bitWidth>
  14857. <access>read-write</access>
  14858. </field>
  14859. <field>
  14860. <name>SECS</name>
  14861. <description>Seed error current status</description>
  14862. <bitOffset>2</bitOffset>
  14863. <bitWidth>1</bitWidth>
  14864. <access>read-only</access>
  14865. </field>
  14866. <field>
  14867. <name>CECS</name>
  14868. <description>Clock error current status</description>
  14869. <bitOffset>1</bitOffset>
  14870. <bitWidth>1</bitWidth>
  14871. <access>read-only</access>
  14872. </field>
  14873. <field>
  14874. <name>DRDY</name>
  14875. <description>Data ready</description>
  14876. <bitOffset>0</bitOffset>
  14877. <bitWidth>1</bitWidth>
  14878. <access>read-only</access>
  14879. </field>
  14880. </fields>
  14881. </register>
  14882. <register>
  14883. <name>DR</name>
  14884. <displayName>DR</displayName>
  14885. <description>data register</description>
  14886. <addressOffset>0x8</addressOffset>
  14887. <size>0x20</size>
  14888. <access>read-only</access>
  14889. <resetValue>0x00000000</resetValue>
  14890. <fields>
  14891. <field>
  14892. <name>RNDATA</name>
  14893. <description>Random data</description>
  14894. <bitOffset>0</bitOffset>
  14895. <bitWidth>32</bitWidth>
  14896. </field>
  14897. </fields>
  14898. </register>
  14899. </registers>
  14900. </peripheral>
  14901. <peripheral>
  14902. <name>AES1</name>
  14903. <description>Advanced encryption standard hardware accelerator 1</description>
  14904. <groupName>AES1</groupName>
  14905. <baseAddress>0x50060000</baseAddress>
  14906. <addressBlock>
  14907. <offset>0x0</offset>
  14908. <size>0x400</size>
  14909. <usage>registers</usage>
  14910. </addressBlock>
  14911. <interrupt>
  14912. <name>AES1</name>
  14913. <description>AES1 global interrupt</description>
  14914. <value>51</value>
  14915. </interrupt>
  14916. <registers>
  14917. <register>
  14918. <name>CR</name>
  14919. <displayName>CR</displayName>
  14920. <description>control register</description>
  14921. <addressOffset>0x0</addressOffset>
  14922. <size>0x20</size>
  14923. <access>read-write</access>
  14924. <resetValue>0x00000000</resetValue>
  14925. <fields>
  14926. <field>
  14927. <name>NPBLB</name>
  14928. <description>Number of padding bytes in last block of payload</description>
  14929. <bitOffset>20</bitOffset>
  14930. <bitWidth>4</bitWidth>
  14931. </field>
  14932. <field>
  14933. <name>KEYSIZE</name>
  14934. <description>Key size selection</description>
  14935. <bitOffset>18</bitOffset>
  14936. <bitWidth>1</bitWidth>
  14937. </field>
  14938. <field>
  14939. <name>CHMOD2</name>
  14940. <description>AES chaining mode Bit2</description>
  14941. <bitOffset>16</bitOffset>
  14942. <bitWidth>1</bitWidth>
  14943. </field>
  14944. <field>
  14945. <name>GCMPH</name>
  14946. <description>Used only for GCM, CCM and GMAC algorithms and has no effect when other algorithms are selected</description>
  14947. <bitOffset>13</bitOffset>
  14948. <bitWidth>2</bitWidth>
  14949. </field>
  14950. <field>
  14951. <name>DMAOUTEN</name>
  14952. <description>Enable DMA management of data output phase</description>
  14953. <bitOffset>12</bitOffset>
  14954. <bitWidth>1</bitWidth>
  14955. </field>
  14956. <field>
  14957. <name>DMAINEN</name>
  14958. <description>Enable DMA management of data input phase</description>
  14959. <bitOffset>11</bitOffset>
  14960. <bitWidth>1</bitWidth>
  14961. </field>
  14962. <field>
  14963. <name>ERRIE</name>
  14964. <description>Error interrupt enable</description>
  14965. <bitOffset>10</bitOffset>
  14966. <bitWidth>1</bitWidth>
  14967. </field>
  14968. <field>
  14969. <name>CCFIE</name>
  14970. <description>CCF flag interrupt enable</description>
  14971. <bitOffset>9</bitOffset>
  14972. <bitWidth>1</bitWidth>
  14973. </field>
  14974. <field>
  14975. <name>ERRC</name>
  14976. <description>Error clear</description>
  14977. <bitOffset>8</bitOffset>
  14978. <bitWidth>1</bitWidth>
  14979. </field>
  14980. <field>
  14981. <name>CCFC</name>
  14982. <description>Computation Complete Flag Clear</description>
  14983. <bitOffset>7</bitOffset>
  14984. <bitWidth>1</bitWidth>
  14985. </field>
  14986. <field>
  14987. <name>CHMOD10</name>
  14988. <description>AES chaining mode Bit1 Bit0</description>
  14989. <bitOffset>5</bitOffset>
  14990. <bitWidth>2</bitWidth>
  14991. </field>
  14992. <field>
  14993. <name>MODE</name>
  14994. <description>AES operating mode</description>
  14995. <bitOffset>3</bitOffset>
  14996. <bitWidth>2</bitWidth>
  14997. </field>
  14998. <field>
  14999. <name>DATATYPE</name>
  15000. <description>Data type selection (for data in and data out to/from the cryptographic block)</description>
  15001. <bitOffset>1</bitOffset>
  15002. <bitWidth>2</bitWidth>
  15003. </field>
  15004. <field>
  15005. <name>EN</name>
  15006. <description>AES enable</description>
  15007. <bitOffset>0</bitOffset>
  15008. <bitWidth>1</bitWidth>
  15009. </field>
  15010. </fields>
  15011. </register>
  15012. <register>
  15013. <name>SR</name>
  15014. <displayName>SR</displayName>
  15015. <description>status register</description>
  15016. <addressOffset>0x4</addressOffset>
  15017. <size>0x20</size>
  15018. <access>read-only</access>
  15019. <resetValue>0x00000000</resetValue>
  15020. <fields>
  15021. <field>
  15022. <name>BUSY</name>
  15023. <description>Busy flag</description>
  15024. <bitOffset>3</bitOffset>
  15025. <bitWidth>1</bitWidth>
  15026. </field>
  15027. <field>
  15028. <name>WRERR</name>
  15029. <description>Write error flag</description>
  15030. <bitOffset>2</bitOffset>
  15031. <bitWidth>1</bitWidth>
  15032. </field>
  15033. <field>
  15034. <name>RDERR</name>
  15035. <description>Read error flag</description>
  15036. <bitOffset>1</bitOffset>
  15037. <bitWidth>1</bitWidth>
  15038. </field>
  15039. <field>
  15040. <name>CCF</name>
  15041. <description>Computation complete flag</description>
  15042. <bitOffset>0</bitOffset>
  15043. <bitWidth>1</bitWidth>
  15044. </field>
  15045. </fields>
  15046. </register>
  15047. <register>
  15048. <name>DINR</name>
  15049. <displayName>DINR</displayName>
  15050. <description>data input register</description>
  15051. <addressOffset>0x8</addressOffset>
  15052. <size>0x20</size>
  15053. <access>read-write</access>
  15054. <resetValue>0x00000000</resetValue>
  15055. <fields>
  15056. <field>
  15057. <name>AES_DINR</name>
  15058. <description>Data Input Register</description>
  15059. <bitOffset>0</bitOffset>
  15060. <bitWidth>32</bitWidth>
  15061. </field>
  15062. </fields>
  15063. </register>
  15064. <register>
  15065. <name>DOUTR</name>
  15066. <displayName>DOUTR</displayName>
  15067. <description>data output register</description>
  15068. <addressOffset>0xC</addressOffset>
  15069. <size>0x20</size>
  15070. <access>read-only</access>
  15071. <resetValue>0x00000000</resetValue>
  15072. <fields>
  15073. <field>
  15074. <name>AES_DOUTR</name>
  15075. <description>Data output register</description>
  15076. <bitOffset>0</bitOffset>
  15077. <bitWidth>32</bitWidth>
  15078. </field>
  15079. </fields>
  15080. </register>
  15081. <register>
  15082. <name>KEYR0</name>
  15083. <displayName>KEYR0</displayName>
  15084. <description>key register 0</description>
  15085. <addressOffset>0x10</addressOffset>
  15086. <size>0x20</size>
  15087. <access>read-write</access>
  15088. <resetValue>0x00000000</resetValue>
  15089. <fields>
  15090. <field>
  15091. <name>AES_KEYR0</name>
  15092. <description>Data Output Register (LSB key [31:0])</description>
  15093. <bitOffset>0</bitOffset>
  15094. <bitWidth>32</bitWidth>
  15095. </field>
  15096. </fields>
  15097. </register>
  15098. <register>
  15099. <name>KEYR1</name>
  15100. <displayName>KEYR1</displayName>
  15101. <description>key register 1</description>
  15102. <addressOffset>0x14</addressOffset>
  15103. <size>0x20</size>
  15104. <access>read-write</access>
  15105. <resetValue>0x00000000</resetValue>
  15106. <fields>
  15107. <field>
  15108. <name>AES_KEYR1</name>
  15109. <description>AES key register (key [63:32])</description>
  15110. <bitOffset>0</bitOffset>
  15111. <bitWidth>32</bitWidth>
  15112. </field>
  15113. </fields>
  15114. </register>
  15115. <register>
  15116. <name>KEYR2</name>
  15117. <displayName>KEYR2</displayName>
  15118. <description>key register 2</description>
  15119. <addressOffset>0x18</addressOffset>
  15120. <size>0x20</size>
  15121. <access>read-write</access>
  15122. <resetValue>0x00000000</resetValue>
  15123. <fields>
  15124. <field>
  15125. <name>AES_KEYR2</name>
  15126. <description>AES key register (key [95:64])</description>
  15127. <bitOffset>0</bitOffset>
  15128. <bitWidth>32</bitWidth>
  15129. </field>
  15130. </fields>
  15131. </register>
  15132. <register>
  15133. <name>KEYR3</name>
  15134. <displayName>KEYR3</displayName>
  15135. <description>key register 3</description>
  15136. <addressOffset>0x1C</addressOffset>
  15137. <size>0x20</size>
  15138. <access>read-write</access>
  15139. <resetValue>0x00000000</resetValue>
  15140. <fields>
  15141. <field>
  15142. <name>AES_KEYR3</name>
  15143. <description>AES key register (MSB key [127:96])</description>
  15144. <bitOffset>0</bitOffset>
  15145. <bitWidth>32</bitWidth>
  15146. </field>
  15147. </fields>
  15148. </register>
  15149. <register>
  15150. <name>IVR0</name>
  15151. <displayName>IVR0</displayName>
  15152. <description>initialization vector register 0</description>
  15153. <addressOffset>0x20</addressOffset>
  15154. <size>0x20</size>
  15155. <access>read-write</access>
  15156. <resetValue>0x00000000</resetValue>
  15157. <fields>
  15158. <field>
  15159. <name>AES_IVR0</name>
  15160. <description>initialization vector register (LSB IVR [31:0])</description>
  15161. <bitOffset>0</bitOffset>
  15162. <bitWidth>32</bitWidth>
  15163. </field>
  15164. </fields>
  15165. </register>
  15166. <register>
  15167. <name>IVR1</name>
  15168. <displayName>IVR1</displayName>
  15169. <description>initialization vector register 1</description>
  15170. <addressOffset>0x24</addressOffset>
  15171. <size>0x20</size>
  15172. <access>read-write</access>
  15173. <resetValue>0x00000000</resetValue>
  15174. <fields>
  15175. <field>
  15176. <name>AES_IVR1</name>
  15177. <description>Initialization Vector Register (IVR [63:32])</description>
  15178. <bitOffset>0</bitOffset>
  15179. <bitWidth>32</bitWidth>
  15180. </field>
  15181. </fields>
  15182. </register>
  15183. <register>
  15184. <name>IVR2</name>
  15185. <displayName>IVR2</displayName>
  15186. <description>initialization vector register 2</description>
  15187. <addressOffset>0x28</addressOffset>
  15188. <size>0x20</size>
  15189. <access>read-write</access>
  15190. <resetValue>0x00000000</resetValue>
  15191. <fields>
  15192. <field>
  15193. <name>AES_IVR2</name>
  15194. <description>Initialization Vector Register (IVR [95:64])</description>
  15195. <bitOffset>0</bitOffset>
  15196. <bitWidth>32</bitWidth>
  15197. </field>
  15198. </fields>
  15199. </register>
  15200. <register>
  15201. <name>IVR3</name>
  15202. <displayName>IVR3</displayName>
  15203. <description>initialization vector register 3</description>
  15204. <addressOffset>0x2C</addressOffset>
  15205. <size>0x20</size>
  15206. <access>read-write</access>
  15207. <resetValue>0x00000000</resetValue>
  15208. <fields>
  15209. <field>
  15210. <name>AES_IVR3</name>
  15211. <description>Initialization Vector Register (MSB IVR [127:96])</description>
  15212. <bitOffset>0</bitOffset>
  15213. <bitWidth>32</bitWidth>
  15214. </field>
  15215. </fields>
  15216. </register>
  15217. <register>
  15218. <name>KEYR4</name>
  15219. <displayName>KEYR4</displayName>
  15220. <description>key register 4</description>
  15221. <addressOffset>0x30</addressOffset>
  15222. <size>0x20</size>
  15223. <access>read-write</access>
  15224. <resetValue>0x00000000</resetValue>
  15225. <fields>
  15226. <field>
  15227. <name>AES_KEYR4</name>
  15228. <description>AES key register (MSB key [159:128])</description>
  15229. <bitOffset>0</bitOffset>
  15230. <bitWidth>32</bitWidth>
  15231. </field>
  15232. </fields>
  15233. </register>
  15234. <register>
  15235. <name>KEYR5</name>
  15236. <displayName>KEYR5</displayName>
  15237. <description>key register 5</description>
  15238. <addressOffset>0x34</addressOffset>
  15239. <size>0x20</size>
  15240. <access>read-write</access>
  15241. <resetValue>0x00000000</resetValue>
  15242. <fields>
  15243. <field>
  15244. <name>AES_KEYR5</name>
  15245. <description>AES key register (MSB key [191:160])</description>
  15246. <bitOffset>0</bitOffset>
  15247. <bitWidth>32</bitWidth>
  15248. </field>
  15249. </fields>
  15250. </register>
  15251. <register>
  15252. <name>KEYR6</name>
  15253. <displayName>KEYR6</displayName>
  15254. <description>key register 6</description>
  15255. <addressOffset>0x38</addressOffset>
  15256. <size>0x20</size>
  15257. <access>read-write</access>
  15258. <resetValue>0x00000000</resetValue>
  15259. <fields>
  15260. <field>
  15261. <name>AES_KEYR6</name>
  15262. <description>AES key register (MSB key [223:192])</description>
  15263. <bitOffset>0</bitOffset>
  15264. <bitWidth>32</bitWidth>
  15265. </field>
  15266. </fields>
  15267. </register>
  15268. <register>
  15269. <name>KEYR7</name>
  15270. <displayName>KEYR7</displayName>
  15271. <description>key register 7</description>
  15272. <addressOffset>0x3C</addressOffset>
  15273. <size>0x20</size>
  15274. <access>read-write</access>
  15275. <resetValue>0x00000000</resetValue>
  15276. <fields>
  15277. <field>
  15278. <name>AES_KEYR7</name>
  15279. <description>AES key register (MSB key [255:224])</description>
  15280. <bitOffset>0</bitOffset>
  15281. <bitWidth>32</bitWidth>
  15282. </field>
  15283. </fields>
  15284. </register>
  15285. <register>
  15286. <name>SUSP0R</name>
  15287. <displayName>SUSP0R</displayName>
  15288. <description>AES suspend register 0</description>
  15289. <addressOffset>0x40</addressOffset>
  15290. <size>0x20</size>
  15291. <access>read-write</access>
  15292. <resetValue>0x00000000</resetValue>
  15293. <fields>
  15294. <field>
  15295. <name>AES_SUSP0R</name>
  15296. <description>AES suspend register 0</description>
  15297. <bitOffset>0</bitOffset>
  15298. <bitWidth>32</bitWidth>
  15299. </field>
  15300. </fields>
  15301. </register>
  15302. <register>
  15303. <name>SUSP1R</name>
  15304. <displayName>SUSP1R</displayName>
  15305. <description>AES suspend register 1</description>
  15306. <addressOffset>0x44</addressOffset>
  15307. <size>0x20</size>
  15308. <access>read-write</access>
  15309. <resetValue>0x00000000</resetValue>
  15310. <fields>
  15311. <field>
  15312. <name>AES_SUSP1R</name>
  15313. <description>AES suspend register 1</description>
  15314. <bitOffset>0</bitOffset>
  15315. <bitWidth>32</bitWidth>
  15316. </field>
  15317. </fields>
  15318. </register>
  15319. <register>
  15320. <name>SUSP2R</name>
  15321. <displayName>SUSP2R</displayName>
  15322. <description>AES suspend register 2</description>
  15323. <addressOffset>0x48</addressOffset>
  15324. <size>0x20</size>
  15325. <access>read-write</access>
  15326. <resetValue>0x00000000</resetValue>
  15327. <fields>
  15328. <field>
  15329. <name>AES_SUSP2R</name>
  15330. <description>AES suspend register 2</description>
  15331. <bitOffset>0</bitOffset>
  15332. <bitWidth>32</bitWidth>
  15333. </field>
  15334. </fields>
  15335. </register>
  15336. <register>
  15337. <name>SUSP3R</name>
  15338. <displayName>SUSP3R</displayName>
  15339. <description>AES suspend register 3</description>
  15340. <addressOffset>0x4C</addressOffset>
  15341. <size>0x20</size>
  15342. <access>read-write</access>
  15343. <resetValue>0x00000000</resetValue>
  15344. <fields>
  15345. <field>
  15346. <name>AES_SUSP3R</name>
  15347. <description>AES suspend register 3</description>
  15348. <bitOffset>0</bitOffset>
  15349. <bitWidth>32</bitWidth>
  15350. </field>
  15351. </fields>
  15352. </register>
  15353. <register>
  15354. <name>SUSP4R</name>
  15355. <displayName>SUSP4R</displayName>
  15356. <description>AES suspend register 4</description>
  15357. <addressOffset>0x50</addressOffset>
  15358. <size>0x20</size>
  15359. <access>read-write</access>
  15360. <resetValue>0x00000000</resetValue>
  15361. <fields>
  15362. <field>
  15363. <name>AES_SUSP4R</name>
  15364. <description>AES suspend register 4</description>
  15365. <bitOffset>0</bitOffset>
  15366. <bitWidth>32</bitWidth>
  15367. </field>
  15368. </fields>
  15369. </register>
  15370. <register>
  15371. <name>SUSP5R</name>
  15372. <displayName>SUSP5R</displayName>
  15373. <description>AES suspend register 5</description>
  15374. <addressOffset>0x54</addressOffset>
  15375. <size>0x20</size>
  15376. <access>read-write</access>
  15377. <resetValue>0x00000000</resetValue>
  15378. <fields>
  15379. <field>
  15380. <name>AES_SUSP5R</name>
  15381. <description>AES suspend register 5</description>
  15382. <bitOffset>0</bitOffset>
  15383. <bitWidth>32</bitWidth>
  15384. </field>
  15385. </fields>
  15386. </register>
  15387. <register>
  15388. <name>SUSP6R</name>
  15389. <displayName>SUSP6R</displayName>
  15390. <description>AES suspend register 6</description>
  15391. <addressOffset>0x58</addressOffset>
  15392. <size>0x20</size>
  15393. <access>read-write</access>
  15394. <resetValue>0x00000000</resetValue>
  15395. <fields>
  15396. <field>
  15397. <name>AES_SUSP6R</name>
  15398. <description>AES suspend register 6</description>
  15399. <bitOffset>0</bitOffset>
  15400. <bitWidth>32</bitWidth>
  15401. </field>
  15402. </fields>
  15403. </register>
  15404. <register>
  15405. <name>SUSP7R</name>
  15406. <displayName>SUSP7R</displayName>
  15407. <description>AES suspend register 7</description>
  15408. <addressOffset>0x5C</addressOffset>
  15409. <size>0x20</size>
  15410. <access>read-write</access>
  15411. <resetValue>0x00000000</resetValue>
  15412. <fields>
  15413. <field>
  15414. <name>AES_SUSP7R</name>
  15415. <description>AES suspend register 7</description>
  15416. <bitOffset>0</bitOffset>
  15417. <bitWidth>32</bitWidth>
  15418. </field>
  15419. </fields>
  15420. </register>
  15421. <register>
  15422. <name>HWCFR</name>
  15423. <displayName>HWCFR</displayName>
  15424. <description>AES hardware configuration register</description>
  15425. <addressOffset>0x3F0</addressOffset>
  15426. <size>0x20</size>
  15427. <access>read-only</access>
  15428. <resetValue>0x00000002</resetValue>
  15429. <fields>
  15430. <field>
  15431. <name>CFG4</name>
  15432. <description>HW Generic 4</description>
  15433. <bitOffset>12</bitOffset>
  15434. <bitWidth>4</bitWidth>
  15435. </field>
  15436. <field>
  15437. <name>CFG3</name>
  15438. <description>HW Generic 3</description>
  15439. <bitOffset>8</bitOffset>
  15440. <bitWidth>4</bitWidth>
  15441. </field>
  15442. <field>
  15443. <name>CFG2</name>
  15444. <description>HW Generic 2</description>
  15445. <bitOffset>4</bitOffset>
  15446. <bitWidth>4</bitWidth>
  15447. </field>
  15448. <field>
  15449. <name>CFG1</name>
  15450. <description>HW Generic 1</description>
  15451. <bitOffset>0</bitOffset>
  15452. <bitWidth>4</bitWidth>
  15453. </field>
  15454. </fields>
  15455. </register>
  15456. <register>
  15457. <name>VERR</name>
  15458. <displayName>VERR</displayName>
  15459. <description>AES version register</description>
  15460. <addressOffset>0x3F4</addressOffset>
  15461. <size>0x20</size>
  15462. <access>read-only</access>
  15463. <resetValue>0x00000010</resetValue>
  15464. <fields>
  15465. <field>
  15466. <name>MAJREV</name>
  15467. <description>Major revision</description>
  15468. <bitOffset>4</bitOffset>
  15469. <bitWidth>4</bitWidth>
  15470. </field>
  15471. <field>
  15472. <name>MINREV</name>
  15473. <description>Minor revision</description>
  15474. <bitOffset>0</bitOffset>
  15475. <bitWidth>4</bitWidth>
  15476. </field>
  15477. </fields>
  15478. </register>
  15479. <register>
  15480. <name>IPIDR</name>
  15481. <displayName>IPIDR</displayName>
  15482. <description>AES identification register</description>
  15483. <addressOffset>0x3F8</addressOffset>
  15484. <size>0x20</size>
  15485. <access>read-only</access>
  15486. <resetValue>0x00170023</resetValue>
  15487. <fields>
  15488. <field>
  15489. <name>ID</name>
  15490. <description>Identification code</description>
  15491. <bitOffset>0</bitOffset>
  15492. <bitWidth>32</bitWidth>
  15493. </field>
  15494. </fields>
  15495. </register>
  15496. <register>
  15497. <name>SIDR</name>
  15498. <displayName>SIDR</displayName>
  15499. <description>AES size ID register</description>
  15500. <addressOffset>0x3FC</addressOffset>
  15501. <size>0x20</size>
  15502. <access>read-only</access>
  15503. <resetValue>0xA3C5DD01</resetValue>
  15504. <fields>
  15505. <field>
  15506. <name>ID</name>
  15507. <description>Size Identification code</description>
  15508. <bitOffset>0</bitOffset>
  15509. <bitWidth>32</bitWidth>
  15510. </field>
  15511. </fields>
  15512. </register>
  15513. </registers>
  15514. </peripheral>
  15515. <peripheral>
  15516. <name>AES2</name>
  15517. <description>Advanced encryption standard hardware accelerator 1</description>
  15518. <groupName>AES1</groupName>
  15519. <baseAddress>0x58001800</baseAddress>
  15520. <addressBlock>
  15521. <offset>0x0</offset>
  15522. <size>0x400</size>
  15523. <usage>registers</usage>
  15524. </addressBlock>
  15525. <interrupt>
  15526. <name>AES2</name>
  15527. <description>AES2 global interrupt</description>
  15528. <value>52</value>
  15529. </interrupt>
  15530. <registers>
  15531. <register>
  15532. <name>CR</name>
  15533. <displayName>CR</displayName>
  15534. <description>control register</description>
  15535. <addressOffset>0x0</addressOffset>
  15536. <size>0x20</size>
  15537. <access>read-write</access>
  15538. <resetValue>0x00000000</resetValue>
  15539. <fields>
  15540. <field>
  15541. <name>NPBLB</name>
  15542. <description>Number of padding bytes in last block of payload</description>
  15543. <bitOffset>20</bitOffset>
  15544. <bitWidth>4</bitWidth>
  15545. </field>
  15546. <field>
  15547. <name>KEYSIZE</name>
  15548. <description>Key size selection</description>
  15549. <bitOffset>18</bitOffset>
  15550. <bitWidth>1</bitWidth>
  15551. </field>
  15552. <field>
  15553. <name>CHMOD2</name>
  15554. <description>AES chaining mode Bit2</description>
  15555. <bitOffset>16</bitOffset>
  15556. <bitWidth>1</bitWidth>
  15557. </field>
  15558. <field>
  15559. <name>GCMPH</name>
  15560. <description>Used only for GCM, CCM and GMAC algorithms and has no effect when other algorithms are selected</description>
  15561. <bitOffset>13</bitOffset>
  15562. <bitWidth>2</bitWidth>
  15563. </field>
  15564. <field>
  15565. <name>DMAOUTEN</name>
  15566. <description>Enable DMA management of data output phase</description>
  15567. <bitOffset>12</bitOffset>
  15568. <bitWidth>1</bitWidth>
  15569. </field>
  15570. <field>
  15571. <name>DMAINEN</name>
  15572. <description>Enable DMA management of data input phase</description>
  15573. <bitOffset>11</bitOffset>
  15574. <bitWidth>1</bitWidth>
  15575. </field>
  15576. <field>
  15577. <name>ERRIE</name>
  15578. <description>Error interrupt enable</description>
  15579. <bitOffset>10</bitOffset>
  15580. <bitWidth>1</bitWidth>
  15581. </field>
  15582. <field>
  15583. <name>CCFIE</name>
  15584. <description>CCF flag interrupt enable</description>
  15585. <bitOffset>9</bitOffset>
  15586. <bitWidth>1</bitWidth>
  15587. </field>
  15588. <field>
  15589. <name>ERRC</name>
  15590. <description>Error clear</description>
  15591. <bitOffset>8</bitOffset>
  15592. <bitWidth>1</bitWidth>
  15593. </field>
  15594. <field>
  15595. <name>CCFC</name>
  15596. <description>Computation Complete Flag Clear</description>
  15597. <bitOffset>7</bitOffset>
  15598. <bitWidth>1</bitWidth>
  15599. </field>
  15600. <field>
  15601. <name>CHMOD10</name>
  15602. <description>AES chaining mode Bit1 Bit0</description>
  15603. <bitOffset>5</bitOffset>
  15604. <bitWidth>2</bitWidth>
  15605. </field>
  15606. <field>
  15607. <name>MODE</name>
  15608. <description>AES operating mode</description>
  15609. <bitOffset>3</bitOffset>
  15610. <bitWidth>2</bitWidth>
  15611. </field>
  15612. <field>
  15613. <name>DATATYPE</name>
  15614. <description>Data type selection (for data in and data out to/from the cryptographic block)</description>
  15615. <bitOffset>1</bitOffset>
  15616. <bitWidth>2</bitWidth>
  15617. </field>
  15618. <field>
  15619. <name>EN</name>
  15620. <description>AES enable</description>
  15621. <bitOffset>0</bitOffset>
  15622. <bitWidth>1</bitWidth>
  15623. </field>
  15624. </fields>
  15625. </register>
  15626. <register>
  15627. <name>SR</name>
  15628. <displayName>SR</displayName>
  15629. <description>status register</description>
  15630. <addressOffset>0x4</addressOffset>
  15631. <size>0x20</size>
  15632. <access>read-only</access>
  15633. <resetValue>0x00000000</resetValue>
  15634. <fields>
  15635. <field>
  15636. <name>BUSY</name>
  15637. <description>Busy flag</description>
  15638. <bitOffset>3</bitOffset>
  15639. <bitWidth>1</bitWidth>
  15640. </field>
  15641. <field>
  15642. <name>WRERR</name>
  15643. <description>Write error flag</description>
  15644. <bitOffset>2</bitOffset>
  15645. <bitWidth>1</bitWidth>
  15646. </field>
  15647. <field>
  15648. <name>RDERR</name>
  15649. <description>Read error flag</description>
  15650. <bitOffset>1</bitOffset>
  15651. <bitWidth>1</bitWidth>
  15652. </field>
  15653. <field>
  15654. <name>CCF</name>
  15655. <description>Computation complete flag</description>
  15656. <bitOffset>0</bitOffset>
  15657. <bitWidth>1</bitWidth>
  15658. </field>
  15659. </fields>
  15660. </register>
  15661. <register>
  15662. <name>DINR</name>
  15663. <displayName>DINR</displayName>
  15664. <description>data input register</description>
  15665. <addressOffset>0x8</addressOffset>
  15666. <size>0x20</size>
  15667. <access>read-write</access>
  15668. <resetValue>0x00000000</resetValue>
  15669. <fields>
  15670. <field>
  15671. <name>AES_DINR</name>
  15672. <description>Data Input Register</description>
  15673. <bitOffset>0</bitOffset>
  15674. <bitWidth>32</bitWidth>
  15675. </field>
  15676. </fields>
  15677. </register>
  15678. <register>
  15679. <name>DOUTR</name>
  15680. <displayName>DOUTR</displayName>
  15681. <description>data output register</description>
  15682. <addressOffset>0xC</addressOffset>
  15683. <size>0x20</size>
  15684. <access>read-only</access>
  15685. <resetValue>0x00000000</resetValue>
  15686. <fields>
  15687. <field>
  15688. <name>AES_DOUTR</name>
  15689. <description>Data output register</description>
  15690. <bitOffset>0</bitOffset>
  15691. <bitWidth>32</bitWidth>
  15692. </field>
  15693. </fields>
  15694. </register>
  15695. <register>
  15696. <name>KEYR0</name>
  15697. <displayName>KEYR0</displayName>
  15698. <description>key register 0</description>
  15699. <addressOffset>0x10</addressOffset>
  15700. <size>0x20</size>
  15701. <access>read-write</access>
  15702. <resetValue>0x00000000</resetValue>
  15703. <fields>
  15704. <field>
  15705. <name>AES_KEYR0</name>
  15706. <description>Data Output Register (LSB key [31:0])</description>
  15707. <bitOffset>0</bitOffset>
  15708. <bitWidth>32</bitWidth>
  15709. </field>
  15710. </fields>
  15711. </register>
  15712. <register>
  15713. <name>KEYR1</name>
  15714. <displayName>KEYR1</displayName>
  15715. <description>key register 1</description>
  15716. <addressOffset>0x14</addressOffset>
  15717. <size>0x20</size>
  15718. <access>read-write</access>
  15719. <resetValue>0x00000000</resetValue>
  15720. <fields>
  15721. <field>
  15722. <name>AES_KEYR1</name>
  15723. <description>AES key register (key [63:32])</description>
  15724. <bitOffset>0</bitOffset>
  15725. <bitWidth>32</bitWidth>
  15726. </field>
  15727. </fields>
  15728. </register>
  15729. <register>
  15730. <name>KEYR2</name>
  15731. <displayName>KEYR2</displayName>
  15732. <description>key register 2</description>
  15733. <addressOffset>0x18</addressOffset>
  15734. <size>0x20</size>
  15735. <access>read-write</access>
  15736. <resetValue>0x00000000</resetValue>
  15737. <fields>
  15738. <field>
  15739. <name>AES_KEYR2</name>
  15740. <description>AES key register (key [95:64])</description>
  15741. <bitOffset>0</bitOffset>
  15742. <bitWidth>32</bitWidth>
  15743. </field>
  15744. </fields>
  15745. </register>
  15746. <register>
  15747. <name>KEYR3</name>
  15748. <displayName>KEYR3</displayName>
  15749. <description>key register 3</description>
  15750. <addressOffset>0x1C</addressOffset>
  15751. <size>0x20</size>
  15752. <access>read-write</access>
  15753. <resetValue>0x00000000</resetValue>
  15754. <fields>
  15755. <field>
  15756. <name>AES_KEYR3</name>
  15757. <description>AES key register (MSB key [127:96])</description>
  15758. <bitOffset>0</bitOffset>
  15759. <bitWidth>32</bitWidth>
  15760. </field>
  15761. </fields>
  15762. </register>
  15763. <register>
  15764. <name>IVR0</name>
  15765. <displayName>IVR0</displayName>
  15766. <description>initialization vector register 0</description>
  15767. <addressOffset>0x20</addressOffset>
  15768. <size>0x20</size>
  15769. <access>read-write</access>
  15770. <resetValue>0x00000000</resetValue>
  15771. <fields>
  15772. <field>
  15773. <name>AES_IVR0</name>
  15774. <description>initialization vector register (LSB IVR [31:0])</description>
  15775. <bitOffset>0</bitOffset>
  15776. <bitWidth>32</bitWidth>
  15777. </field>
  15778. </fields>
  15779. </register>
  15780. <register>
  15781. <name>IVR1</name>
  15782. <displayName>IVR1</displayName>
  15783. <description>initialization vector register 1</description>
  15784. <addressOffset>0x24</addressOffset>
  15785. <size>0x20</size>
  15786. <access>read-write</access>
  15787. <resetValue>0x00000000</resetValue>
  15788. <fields>
  15789. <field>
  15790. <name>AES_IVR1</name>
  15791. <description>Initialization Vector Register (IVR [63:32])</description>
  15792. <bitOffset>0</bitOffset>
  15793. <bitWidth>32</bitWidth>
  15794. </field>
  15795. </fields>
  15796. </register>
  15797. <register>
  15798. <name>IVR2</name>
  15799. <displayName>IVR2</displayName>
  15800. <description>initialization vector register 2</description>
  15801. <addressOffset>0x28</addressOffset>
  15802. <size>0x20</size>
  15803. <access>read-write</access>
  15804. <resetValue>0x00000000</resetValue>
  15805. <fields>
  15806. <field>
  15807. <name>AES_IVR2</name>
  15808. <description>Initialization Vector Register (IVR [95:64])</description>
  15809. <bitOffset>0</bitOffset>
  15810. <bitWidth>32</bitWidth>
  15811. </field>
  15812. </fields>
  15813. </register>
  15814. <register>
  15815. <name>IVR3</name>
  15816. <displayName>IVR3</displayName>
  15817. <description>initialization vector register 3</description>
  15818. <addressOffset>0x2C</addressOffset>
  15819. <size>0x20</size>
  15820. <access>read-write</access>
  15821. <resetValue>0x00000000</resetValue>
  15822. <fields>
  15823. <field>
  15824. <name>AES_IVR3</name>
  15825. <description>Initialization Vector Register (MSB IVR [127:96])</description>
  15826. <bitOffset>0</bitOffset>
  15827. <bitWidth>32</bitWidth>
  15828. </field>
  15829. </fields>
  15830. </register>
  15831. <register>
  15832. <name>KEYR4</name>
  15833. <displayName>KEYR4</displayName>
  15834. <description>key register 4</description>
  15835. <addressOffset>0x30</addressOffset>
  15836. <size>0x20</size>
  15837. <access>read-write</access>
  15838. <resetValue>0x00000000</resetValue>
  15839. <fields>
  15840. <field>
  15841. <name>AES_KEYR4</name>
  15842. <description>AES key register (MSB key [159:128])</description>
  15843. <bitOffset>0</bitOffset>
  15844. <bitWidth>32</bitWidth>
  15845. </field>
  15846. </fields>
  15847. </register>
  15848. <register>
  15849. <name>KEYR5</name>
  15850. <displayName>KEYR5</displayName>
  15851. <description>key register 5</description>
  15852. <addressOffset>0x34</addressOffset>
  15853. <size>0x20</size>
  15854. <access>read-write</access>
  15855. <resetValue>0x00000000</resetValue>
  15856. <fields>
  15857. <field>
  15858. <name>AES_KEYR5</name>
  15859. <description>AES key register (MSB key [191:160])</description>
  15860. <bitOffset>0</bitOffset>
  15861. <bitWidth>32</bitWidth>
  15862. </field>
  15863. </fields>
  15864. </register>
  15865. <register>
  15866. <name>KEYR6</name>
  15867. <displayName>KEYR6</displayName>
  15868. <description>key register 6</description>
  15869. <addressOffset>0x38</addressOffset>
  15870. <size>0x20</size>
  15871. <access>read-write</access>
  15872. <resetValue>0x00000000</resetValue>
  15873. <fields>
  15874. <field>
  15875. <name>AES_KEYR6</name>
  15876. <description>AES key register (MSB key [223:192])</description>
  15877. <bitOffset>0</bitOffset>
  15878. <bitWidth>32</bitWidth>
  15879. </field>
  15880. </fields>
  15881. </register>
  15882. <register>
  15883. <name>KEYR7</name>
  15884. <displayName>KEYR7</displayName>
  15885. <description>key register 7</description>
  15886. <addressOffset>0x3C</addressOffset>
  15887. <size>0x20</size>
  15888. <access>read-write</access>
  15889. <resetValue>0x00000000</resetValue>
  15890. <fields>
  15891. <field>
  15892. <name>AES_KEYR7</name>
  15893. <description>AES key register (MSB key [255:224])</description>
  15894. <bitOffset>0</bitOffset>
  15895. <bitWidth>32</bitWidth>
  15896. </field>
  15897. </fields>
  15898. </register>
  15899. <register>
  15900. <name>SUSP0R</name>
  15901. <displayName>SUSP0R</displayName>
  15902. <description>AES suspend register 0</description>
  15903. <addressOffset>0x40</addressOffset>
  15904. <size>0x20</size>
  15905. <access>read-write</access>
  15906. <resetValue>0x00000000</resetValue>
  15907. <fields>
  15908. <field>
  15909. <name>AES_SUSP0R</name>
  15910. <description>AES suspend register 0</description>
  15911. <bitOffset>0</bitOffset>
  15912. <bitWidth>32</bitWidth>
  15913. </field>
  15914. </fields>
  15915. </register>
  15916. <register>
  15917. <name>SUSP1R</name>
  15918. <displayName>SUSP1R</displayName>
  15919. <description>AES suspend register 1</description>
  15920. <addressOffset>0x44</addressOffset>
  15921. <size>0x20</size>
  15922. <access>read-write</access>
  15923. <resetValue>0x00000000</resetValue>
  15924. <fields>
  15925. <field>
  15926. <name>AES_SUSP1R</name>
  15927. <description>AES suspend register 1</description>
  15928. <bitOffset>0</bitOffset>
  15929. <bitWidth>32</bitWidth>
  15930. </field>
  15931. </fields>
  15932. </register>
  15933. <register>
  15934. <name>SUSP2R</name>
  15935. <displayName>SUSP2R</displayName>
  15936. <description>AES suspend register 2</description>
  15937. <addressOffset>0x48</addressOffset>
  15938. <size>0x20</size>
  15939. <access>read-write</access>
  15940. <resetValue>0x00000000</resetValue>
  15941. <fields>
  15942. <field>
  15943. <name>AES_SUSP2R</name>
  15944. <description>AES suspend register 2</description>
  15945. <bitOffset>0</bitOffset>
  15946. <bitWidth>32</bitWidth>
  15947. </field>
  15948. </fields>
  15949. </register>
  15950. <register>
  15951. <name>SUSP3R</name>
  15952. <displayName>SUSP3R</displayName>
  15953. <description>AES suspend register 3</description>
  15954. <addressOffset>0x4C</addressOffset>
  15955. <size>0x20</size>
  15956. <access>read-write</access>
  15957. <resetValue>0x00000000</resetValue>
  15958. <fields>
  15959. <field>
  15960. <name>AES_SUSP3R</name>
  15961. <description>AES suspend register 3</description>
  15962. <bitOffset>0</bitOffset>
  15963. <bitWidth>32</bitWidth>
  15964. </field>
  15965. </fields>
  15966. </register>
  15967. <register>
  15968. <name>SUSP4R</name>
  15969. <displayName>SUSP4R</displayName>
  15970. <description>AES suspend register 4</description>
  15971. <addressOffset>0x50</addressOffset>
  15972. <size>0x20</size>
  15973. <access>read-write</access>
  15974. <resetValue>0x00000000</resetValue>
  15975. <fields>
  15976. <field>
  15977. <name>AES_SUSP4R</name>
  15978. <description>AES suspend register 4</description>
  15979. <bitOffset>0</bitOffset>
  15980. <bitWidth>32</bitWidth>
  15981. </field>
  15982. </fields>
  15983. </register>
  15984. <register>
  15985. <name>SUSP5R</name>
  15986. <displayName>SUSP5R</displayName>
  15987. <description>AES suspend register 5</description>
  15988. <addressOffset>0x54</addressOffset>
  15989. <size>0x20</size>
  15990. <access>read-write</access>
  15991. <resetValue>0x00000000</resetValue>
  15992. <fields>
  15993. <field>
  15994. <name>AES_SUSP5R</name>
  15995. <description>AES suspend register 5</description>
  15996. <bitOffset>0</bitOffset>
  15997. <bitWidth>32</bitWidth>
  15998. </field>
  15999. </fields>
  16000. </register>
  16001. <register>
  16002. <name>SUSP6R</name>
  16003. <displayName>SUSP6R</displayName>
  16004. <description>AES suspend register 6</description>
  16005. <addressOffset>0x58</addressOffset>
  16006. <size>0x20</size>
  16007. <access>read-write</access>
  16008. <resetValue>0x00000000</resetValue>
  16009. <fields>
  16010. <field>
  16011. <name>AES_SUSP6R</name>
  16012. <description>AES suspend register 6</description>
  16013. <bitOffset>0</bitOffset>
  16014. <bitWidth>32</bitWidth>
  16015. </field>
  16016. </fields>
  16017. </register>
  16018. <register>
  16019. <name>SUSP7R</name>
  16020. <displayName>SUSP7R</displayName>
  16021. <description>AES suspend register 7</description>
  16022. <addressOffset>0x5C</addressOffset>
  16023. <size>0x20</size>
  16024. <access>read-write</access>
  16025. <resetValue>0x00000000</resetValue>
  16026. <fields>
  16027. <field>
  16028. <name>AES_SUSP7R</name>
  16029. <description>AES suspend register 7</description>
  16030. <bitOffset>0</bitOffset>
  16031. <bitWidth>32</bitWidth>
  16032. </field>
  16033. </fields>
  16034. </register>
  16035. <register>
  16036. <name>HWCFR</name>
  16037. <displayName>HWCFR</displayName>
  16038. <description>AES hardware configuration register</description>
  16039. <addressOffset>0x60</addressOffset>
  16040. <size>0x20</size>
  16041. <access>read-only</access>
  16042. <resetValue>0x00000002</resetValue>
  16043. <fields>
  16044. <field>
  16045. <name>CFG4</name>
  16046. <description>HW Generic 4</description>
  16047. <bitOffset>12</bitOffset>
  16048. <bitWidth>4</bitWidth>
  16049. </field>
  16050. <field>
  16051. <name>CFG3</name>
  16052. <description>HW Generic 3</description>
  16053. <bitOffset>8</bitOffset>
  16054. <bitWidth>4</bitWidth>
  16055. </field>
  16056. <field>
  16057. <name>CFG2</name>
  16058. <description>HW Generic 2</description>
  16059. <bitOffset>4</bitOffset>
  16060. <bitWidth>4</bitWidth>
  16061. </field>
  16062. <field>
  16063. <name>CFG1</name>
  16064. <description>HW Generic 1</description>
  16065. <bitOffset>0</bitOffset>
  16066. <bitWidth>4</bitWidth>
  16067. </field>
  16068. </fields>
  16069. </register>
  16070. <register>
  16071. <name>VERR</name>
  16072. <displayName>VERR</displayName>
  16073. <description>AES version register</description>
  16074. <addressOffset>0x64</addressOffset>
  16075. <size>0x20</size>
  16076. <access>read-only</access>
  16077. <resetValue>0x00000010</resetValue>
  16078. <fields>
  16079. <field>
  16080. <name>MAJREV</name>
  16081. <description>Major revision</description>
  16082. <bitOffset>4</bitOffset>
  16083. <bitWidth>4</bitWidth>
  16084. </field>
  16085. <field>
  16086. <name>MINREV</name>
  16087. <description>Minor revision</description>
  16088. <bitOffset>0</bitOffset>
  16089. <bitWidth>4</bitWidth>
  16090. </field>
  16091. </fields>
  16092. </register>
  16093. <register>
  16094. <name>IPIDR</name>
  16095. <displayName>IPIDR</displayName>
  16096. <description>AES identification register</description>
  16097. <addressOffset>0x68</addressOffset>
  16098. <size>0x20</size>
  16099. <access>read-only</access>
  16100. <resetValue>0x00170023</resetValue>
  16101. <fields>
  16102. <field>
  16103. <name>ID</name>
  16104. <description>Identification code</description>
  16105. <bitOffset>0</bitOffset>
  16106. <bitWidth>32</bitWidth>
  16107. </field>
  16108. </fields>
  16109. </register>
  16110. <register>
  16111. <name>SIDR</name>
  16112. <displayName>SIDR</displayName>
  16113. <description>AES size ID register</description>
  16114. <addressOffset>0x6C</addressOffset>
  16115. <size>0x20</size>
  16116. <access>read-only</access>
  16117. <resetValue>0x00170023</resetValue>
  16118. <fields>
  16119. <field>
  16120. <name>ID</name>
  16121. <description>Size Identification code</description>
  16122. <bitOffset>0</bitOffset>
  16123. <bitWidth>32</bitWidth>
  16124. </field>
  16125. </fields>
  16126. </register>
  16127. </registers>
  16128. </peripheral>
  16129. <peripheral>
  16130. <name>HSEM</name>
  16131. <description>HSEM</description>
  16132. <groupName>Hardware_Semaphore</groupName>
  16133. <baseAddress>0x58001400</baseAddress>
  16134. <addressBlock>
  16135. <offset>0x0</offset>
  16136. <size>0x400</size>
  16137. <usage>registers</usage>
  16138. </addressBlock>
  16139. <interrupt>
  16140. <name>HSEM</name>
  16141. <description>Semaphore interrupt 0 to CPU1</description>
  16142. <value>46</value>
  16143. </interrupt>
  16144. <registers>
  16145. <register>
  16146. <name>R0</name>
  16147. <displayName>R0</displayName>
  16148. <description>Semaphore 0 register</description>
  16149. <addressOffset>0x0</addressOffset>
  16150. <size>0x20</size>
  16151. <access>read-write</access>
  16152. <resetValue>0x00000000</resetValue>
  16153. <fields>
  16154. <field>
  16155. <name>LOCK</name>
  16156. <description>lock indication</description>
  16157. <bitOffset>31</bitOffset>
  16158. <bitWidth>1</bitWidth>
  16159. </field>
  16160. <field>
  16161. <name>COREID</name>
  16162. <description>Semaphore CoreID</description>
  16163. <bitOffset>8</bitOffset>
  16164. <bitWidth>4</bitWidth>
  16165. </field>
  16166. <field>
  16167. <name>PROCID</name>
  16168. <description>Semaphore ProcessID</description>
  16169. <bitOffset>0</bitOffset>
  16170. <bitWidth>8</bitWidth>
  16171. </field>
  16172. </fields>
  16173. </register>
  16174. <register>
  16175. <name>R1</name>
  16176. <displayName>R1</displayName>
  16177. <description>Semaphore 1 register</description>
  16178. <addressOffset>0x4</addressOffset>
  16179. <size>0x20</size>
  16180. <access>read-write</access>
  16181. <resetValue>0x00000000</resetValue>
  16182. <fields>
  16183. <field>
  16184. <name>LOCK</name>
  16185. <description>lock indication</description>
  16186. <bitOffset>31</bitOffset>
  16187. <bitWidth>1</bitWidth>
  16188. </field>
  16189. <field>
  16190. <name>COREID</name>
  16191. <description>Semaphore CoreID</description>
  16192. <bitOffset>8</bitOffset>
  16193. <bitWidth>4</bitWidth>
  16194. </field>
  16195. <field>
  16196. <name>PROCID</name>
  16197. <description>Semaphore ProcessID</description>
  16198. <bitOffset>0</bitOffset>
  16199. <bitWidth>8</bitWidth>
  16200. </field>
  16201. </fields>
  16202. </register>
  16203. <register>
  16204. <name>R2</name>
  16205. <displayName>R2</displayName>
  16206. <description>Semaphore 2 register</description>
  16207. <addressOffset>0x8</addressOffset>
  16208. <size>0x20</size>
  16209. <access>read-write</access>
  16210. <resetValue>0x00000000</resetValue>
  16211. <fields>
  16212. <field>
  16213. <name>LOCK</name>
  16214. <description>lock indication</description>
  16215. <bitOffset>31</bitOffset>
  16216. <bitWidth>1</bitWidth>
  16217. </field>
  16218. <field>
  16219. <name>COREID</name>
  16220. <description>Semaphore CoreID</description>
  16221. <bitOffset>8</bitOffset>
  16222. <bitWidth>4</bitWidth>
  16223. </field>
  16224. <field>
  16225. <name>PROCID</name>
  16226. <description>Semaphore ProcessID</description>
  16227. <bitOffset>0</bitOffset>
  16228. <bitWidth>8</bitWidth>
  16229. </field>
  16230. </fields>
  16231. </register>
  16232. <register>
  16233. <name>R3</name>
  16234. <displayName>R3</displayName>
  16235. <description>Semaphore 3 register</description>
  16236. <addressOffset>0xC</addressOffset>
  16237. <size>0x20</size>
  16238. <access>read-write</access>
  16239. <resetValue>0x00000000</resetValue>
  16240. <fields>
  16241. <field>
  16242. <name>LOCK</name>
  16243. <description>lock indication</description>
  16244. <bitOffset>31</bitOffset>
  16245. <bitWidth>1</bitWidth>
  16246. </field>
  16247. <field>
  16248. <name>COREID</name>
  16249. <description>Semaphore CoreID</description>
  16250. <bitOffset>8</bitOffset>
  16251. <bitWidth>4</bitWidth>
  16252. </field>
  16253. <field>
  16254. <name>PROCID</name>
  16255. <description>Semaphore ProcessID</description>
  16256. <bitOffset>0</bitOffset>
  16257. <bitWidth>8</bitWidth>
  16258. </field>
  16259. </fields>
  16260. </register>
  16261. <register>
  16262. <name>R4</name>
  16263. <displayName>R4</displayName>
  16264. <description>Semaphore 4 register</description>
  16265. <addressOffset>0x10</addressOffset>
  16266. <size>0x20</size>
  16267. <access>read-write</access>
  16268. <resetValue>0x00000000</resetValue>
  16269. <fields>
  16270. <field>
  16271. <name>LOCK</name>
  16272. <description>lock indication</description>
  16273. <bitOffset>31</bitOffset>
  16274. <bitWidth>1</bitWidth>
  16275. </field>
  16276. <field>
  16277. <name>COREID</name>
  16278. <description>Semaphore CoreID</description>
  16279. <bitOffset>8</bitOffset>
  16280. <bitWidth>4</bitWidth>
  16281. </field>
  16282. <field>
  16283. <name>PROCID</name>
  16284. <description>Semaphore ProcessID</description>
  16285. <bitOffset>0</bitOffset>
  16286. <bitWidth>8</bitWidth>
  16287. </field>
  16288. </fields>
  16289. </register>
  16290. <register>
  16291. <name>R5</name>
  16292. <displayName>R5</displayName>
  16293. <description>Semaphore 5 register</description>
  16294. <addressOffset>0x14</addressOffset>
  16295. <size>0x20</size>
  16296. <access>read-write</access>
  16297. <resetValue>0x00000000</resetValue>
  16298. <fields>
  16299. <field>
  16300. <name>LOCK</name>
  16301. <description>lock indication</description>
  16302. <bitOffset>31</bitOffset>
  16303. <bitWidth>1</bitWidth>
  16304. </field>
  16305. <field>
  16306. <name>COREID</name>
  16307. <description>Semaphore CoreID</description>
  16308. <bitOffset>8</bitOffset>
  16309. <bitWidth>4</bitWidth>
  16310. </field>
  16311. <field>
  16312. <name>PROCID</name>
  16313. <description>Semaphore ProcessID</description>
  16314. <bitOffset>0</bitOffset>
  16315. <bitWidth>8</bitWidth>
  16316. </field>
  16317. </fields>
  16318. </register>
  16319. <register>
  16320. <name>R6</name>
  16321. <displayName>R6</displayName>
  16322. <description>Semaphore 6 register</description>
  16323. <addressOffset>0x18</addressOffset>
  16324. <size>0x20</size>
  16325. <access>read-write</access>
  16326. <resetValue>0x00000000</resetValue>
  16327. <fields>
  16328. <field>
  16329. <name>LOCK</name>
  16330. <description>lock indication</description>
  16331. <bitOffset>31</bitOffset>
  16332. <bitWidth>1</bitWidth>
  16333. </field>
  16334. <field>
  16335. <name>COREID</name>
  16336. <description>Semaphore CoreID</description>
  16337. <bitOffset>8</bitOffset>
  16338. <bitWidth>4</bitWidth>
  16339. </field>
  16340. <field>
  16341. <name>PROCID</name>
  16342. <description>Semaphore ProcessID</description>
  16343. <bitOffset>0</bitOffset>
  16344. <bitWidth>8</bitWidth>
  16345. </field>
  16346. </fields>
  16347. </register>
  16348. <register>
  16349. <name>R7</name>
  16350. <displayName>R7</displayName>
  16351. <description>Semaphore 7 register</description>
  16352. <addressOffset>0x1C</addressOffset>
  16353. <size>0x20</size>
  16354. <access>read-write</access>
  16355. <resetValue>0x00000000</resetValue>
  16356. <fields>
  16357. <field>
  16358. <name>LOCK</name>
  16359. <description>lock indication</description>
  16360. <bitOffset>31</bitOffset>
  16361. <bitWidth>1</bitWidth>
  16362. </field>
  16363. <field>
  16364. <name>COREID</name>
  16365. <description>Semaphore CoreID</description>
  16366. <bitOffset>8</bitOffset>
  16367. <bitWidth>4</bitWidth>
  16368. </field>
  16369. <field>
  16370. <name>PROCID</name>
  16371. <description>Semaphore ProcessID</description>
  16372. <bitOffset>0</bitOffset>
  16373. <bitWidth>8</bitWidth>
  16374. </field>
  16375. </fields>
  16376. </register>
  16377. <register>
  16378. <name>R8</name>
  16379. <displayName>R8</displayName>
  16380. <description>Semaphore 8 register</description>
  16381. <addressOffset>0x20</addressOffset>
  16382. <size>0x20</size>
  16383. <access>read-write</access>
  16384. <resetValue>0x00000000</resetValue>
  16385. <fields>
  16386. <field>
  16387. <name>LOCK</name>
  16388. <description>lock indication</description>
  16389. <bitOffset>31</bitOffset>
  16390. <bitWidth>1</bitWidth>
  16391. </field>
  16392. <field>
  16393. <name>COREID</name>
  16394. <description>Semaphore CoreID</description>
  16395. <bitOffset>8</bitOffset>
  16396. <bitWidth>4</bitWidth>
  16397. </field>
  16398. <field>
  16399. <name>PROCID</name>
  16400. <description>Semaphore ProcessID</description>
  16401. <bitOffset>0</bitOffset>
  16402. <bitWidth>8</bitWidth>
  16403. </field>
  16404. </fields>
  16405. </register>
  16406. <register>
  16407. <name>R9</name>
  16408. <displayName>R9</displayName>
  16409. <description>Semaphore 9 register</description>
  16410. <addressOffset>0x24</addressOffset>
  16411. <size>0x20</size>
  16412. <access>read-write</access>
  16413. <resetValue>0x00000000</resetValue>
  16414. <fields>
  16415. <field>
  16416. <name>LOCK</name>
  16417. <description>lock indication</description>
  16418. <bitOffset>31</bitOffset>
  16419. <bitWidth>1</bitWidth>
  16420. </field>
  16421. <field>
  16422. <name>COREID</name>
  16423. <description>Semaphore CoreID</description>
  16424. <bitOffset>8</bitOffset>
  16425. <bitWidth>4</bitWidth>
  16426. </field>
  16427. <field>
  16428. <name>PROCID</name>
  16429. <description>Semaphore ProcessID</description>
  16430. <bitOffset>0</bitOffset>
  16431. <bitWidth>8</bitWidth>
  16432. </field>
  16433. </fields>
  16434. </register>
  16435. <register>
  16436. <name>R10</name>
  16437. <displayName>R10</displayName>
  16438. <description>Semaphore 10 register</description>
  16439. <addressOffset>0x28</addressOffset>
  16440. <size>0x20</size>
  16441. <access>read-write</access>
  16442. <resetValue>0x00000000</resetValue>
  16443. <fields>
  16444. <field>
  16445. <name>LOCK</name>
  16446. <description>lock indication</description>
  16447. <bitOffset>31</bitOffset>
  16448. <bitWidth>1</bitWidth>
  16449. </field>
  16450. <field>
  16451. <name>COREID</name>
  16452. <description>Semaphore CoreID</description>
  16453. <bitOffset>8</bitOffset>
  16454. <bitWidth>4</bitWidth>
  16455. </field>
  16456. <field>
  16457. <name>PROCID</name>
  16458. <description>Semaphore ProcessID</description>
  16459. <bitOffset>0</bitOffset>
  16460. <bitWidth>8</bitWidth>
  16461. </field>
  16462. </fields>
  16463. </register>
  16464. <register>
  16465. <name>R11</name>
  16466. <displayName>R11</displayName>
  16467. <description>Semaphore 11 register</description>
  16468. <addressOffset>0x2C</addressOffset>
  16469. <size>0x20</size>
  16470. <access>read-write</access>
  16471. <resetValue>0x00000000</resetValue>
  16472. <fields>
  16473. <field>
  16474. <name>LOCK</name>
  16475. <description>lock indication</description>
  16476. <bitOffset>31</bitOffset>
  16477. <bitWidth>1</bitWidth>
  16478. </field>
  16479. <field>
  16480. <name>COREID</name>
  16481. <description>Semaphore CoreID</description>
  16482. <bitOffset>8</bitOffset>
  16483. <bitWidth>4</bitWidth>
  16484. </field>
  16485. <field>
  16486. <name>PROCID</name>
  16487. <description>Semaphore ProcessID</description>
  16488. <bitOffset>0</bitOffset>
  16489. <bitWidth>8</bitWidth>
  16490. </field>
  16491. </fields>
  16492. </register>
  16493. <register>
  16494. <name>R12</name>
  16495. <displayName>R12</displayName>
  16496. <description>Semaphore 12 register</description>
  16497. <addressOffset>0x30</addressOffset>
  16498. <size>0x20</size>
  16499. <access>read-write</access>
  16500. <resetValue>0x00000000</resetValue>
  16501. <fields>
  16502. <field>
  16503. <name>LOCK</name>
  16504. <description>lock indication</description>
  16505. <bitOffset>31</bitOffset>
  16506. <bitWidth>1</bitWidth>
  16507. </field>
  16508. <field>
  16509. <name>COREID</name>
  16510. <description>Semaphore CoreID</description>
  16511. <bitOffset>8</bitOffset>
  16512. <bitWidth>4</bitWidth>
  16513. </field>
  16514. <field>
  16515. <name>PROCID</name>
  16516. <description>Semaphore ProcessID</description>
  16517. <bitOffset>0</bitOffset>
  16518. <bitWidth>8</bitWidth>
  16519. </field>
  16520. </fields>
  16521. </register>
  16522. <register>
  16523. <name>R13</name>
  16524. <displayName>R13</displayName>
  16525. <description>Semaphore 13 register</description>
  16526. <addressOffset>0x34</addressOffset>
  16527. <size>0x20</size>
  16528. <access>read-write</access>
  16529. <resetValue>0x00000000</resetValue>
  16530. <fields>
  16531. <field>
  16532. <name>LOCK</name>
  16533. <description>lock indication</description>
  16534. <bitOffset>31</bitOffset>
  16535. <bitWidth>1</bitWidth>
  16536. </field>
  16537. <field>
  16538. <name>COREID</name>
  16539. <description>Semaphore CoreID</description>
  16540. <bitOffset>8</bitOffset>
  16541. <bitWidth>4</bitWidth>
  16542. </field>
  16543. <field>
  16544. <name>PROCID</name>
  16545. <description>Semaphore ProcessID</description>
  16546. <bitOffset>0</bitOffset>
  16547. <bitWidth>8</bitWidth>
  16548. </field>
  16549. </fields>
  16550. </register>
  16551. <register>
  16552. <name>R14</name>
  16553. <displayName>R14</displayName>
  16554. <description>Semaphore 14 register</description>
  16555. <addressOffset>0x38</addressOffset>
  16556. <size>0x20</size>
  16557. <access>read-write</access>
  16558. <resetValue>0x00000000</resetValue>
  16559. <fields>
  16560. <field>
  16561. <name>LOCK</name>
  16562. <description>lock indication</description>
  16563. <bitOffset>31</bitOffset>
  16564. <bitWidth>1</bitWidth>
  16565. </field>
  16566. <field>
  16567. <name>COREID</name>
  16568. <description>Semaphore CoreID</description>
  16569. <bitOffset>8</bitOffset>
  16570. <bitWidth>4</bitWidth>
  16571. </field>
  16572. <field>
  16573. <name>PROCID</name>
  16574. <description>Semaphore ProcessID</description>
  16575. <bitOffset>0</bitOffset>
  16576. <bitWidth>8</bitWidth>
  16577. </field>
  16578. </fields>
  16579. </register>
  16580. <register>
  16581. <name>R15</name>
  16582. <displayName>R15</displayName>
  16583. <description>Semaphore 15 register</description>
  16584. <addressOffset>0x3C</addressOffset>
  16585. <size>0x20</size>
  16586. <access>read-write</access>
  16587. <resetValue>0x00000000</resetValue>
  16588. <fields>
  16589. <field>
  16590. <name>LOCK</name>
  16591. <description>lock indication</description>
  16592. <bitOffset>31</bitOffset>
  16593. <bitWidth>1</bitWidth>
  16594. </field>
  16595. <field>
  16596. <name>COREID</name>
  16597. <description>Semaphore CoreID</description>
  16598. <bitOffset>8</bitOffset>
  16599. <bitWidth>4</bitWidth>
  16600. </field>
  16601. <field>
  16602. <name>PROCID</name>
  16603. <description>Semaphore ProcessID</description>
  16604. <bitOffset>0</bitOffset>
  16605. <bitWidth>8</bitWidth>
  16606. </field>
  16607. </fields>
  16608. </register>
  16609. <register>
  16610. <name>R16</name>
  16611. <displayName>R16</displayName>
  16612. <description>Semaphore 16 register</description>
  16613. <addressOffset>0x40</addressOffset>
  16614. <size>0x20</size>
  16615. <access>read-write</access>
  16616. <resetValue>0x00000000</resetValue>
  16617. <fields>
  16618. <field>
  16619. <name>LOCK</name>
  16620. <description>lock indication</description>
  16621. <bitOffset>31</bitOffset>
  16622. <bitWidth>1</bitWidth>
  16623. </field>
  16624. <field>
  16625. <name>COREID</name>
  16626. <description>Semaphore CoreID</description>
  16627. <bitOffset>8</bitOffset>
  16628. <bitWidth>4</bitWidth>
  16629. </field>
  16630. <field>
  16631. <name>PROCID</name>
  16632. <description>Semaphore ProcessID</description>
  16633. <bitOffset>0</bitOffset>
  16634. <bitWidth>8</bitWidth>
  16635. </field>
  16636. </fields>
  16637. </register>
  16638. <register>
  16639. <name>R17</name>
  16640. <displayName>R17</displayName>
  16641. <description>Semaphore 17 register</description>
  16642. <addressOffset>0x44</addressOffset>
  16643. <size>0x20</size>
  16644. <access>read-write</access>
  16645. <resetValue>0x00000000</resetValue>
  16646. <fields>
  16647. <field>
  16648. <name>LOCK</name>
  16649. <description>lock indication</description>
  16650. <bitOffset>31</bitOffset>
  16651. <bitWidth>1</bitWidth>
  16652. </field>
  16653. <field>
  16654. <name>COREID</name>
  16655. <description>Semaphore CoreID</description>
  16656. <bitOffset>8</bitOffset>
  16657. <bitWidth>4</bitWidth>
  16658. </field>
  16659. <field>
  16660. <name>PROCID</name>
  16661. <description>Semaphore ProcessID</description>
  16662. <bitOffset>0</bitOffset>
  16663. <bitWidth>8</bitWidth>
  16664. </field>
  16665. </fields>
  16666. </register>
  16667. <register>
  16668. <name>R18</name>
  16669. <displayName>R18</displayName>
  16670. <description>Semaphore 18 register</description>
  16671. <addressOffset>0x48</addressOffset>
  16672. <size>0x20</size>
  16673. <access>read-write</access>
  16674. <resetValue>0x00000000</resetValue>
  16675. <fields>
  16676. <field>
  16677. <name>LOCK</name>
  16678. <description>lock indication</description>
  16679. <bitOffset>31</bitOffset>
  16680. <bitWidth>1</bitWidth>
  16681. </field>
  16682. <field>
  16683. <name>COREID</name>
  16684. <description>Semaphore CoreID</description>
  16685. <bitOffset>8</bitOffset>
  16686. <bitWidth>4</bitWidth>
  16687. </field>
  16688. <field>
  16689. <name>PROCID</name>
  16690. <description>Semaphore ProcessID</description>
  16691. <bitOffset>0</bitOffset>
  16692. <bitWidth>8</bitWidth>
  16693. </field>
  16694. </fields>
  16695. </register>
  16696. <register>
  16697. <name>R19</name>
  16698. <displayName>R19</displayName>
  16699. <description>Semaphore 19 register</description>
  16700. <addressOffset>0x4C</addressOffset>
  16701. <size>0x20</size>
  16702. <access>read-write</access>
  16703. <resetValue>0x00000000</resetValue>
  16704. <fields>
  16705. <field>
  16706. <name>LOCK</name>
  16707. <description>lock indication</description>
  16708. <bitOffset>31</bitOffset>
  16709. <bitWidth>1</bitWidth>
  16710. </field>
  16711. <field>
  16712. <name>COREID</name>
  16713. <description>Semaphore CoreID</description>
  16714. <bitOffset>8</bitOffset>
  16715. <bitWidth>4</bitWidth>
  16716. </field>
  16717. <field>
  16718. <name>PROCID</name>
  16719. <description>Semaphore ProcessID</description>
  16720. <bitOffset>0</bitOffset>
  16721. <bitWidth>8</bitWidth>
  16722. </field>
  16723. </fields>
  16724. </register>
  16725. <register>
  16726. <name>R20</name>
  16727. <displayName>R20</displayName>
  16728. <description>Semaphore 20 register</description>
  16729. <addressOffset>0x50</addressOffset>
  16730. <size>0x20</size>
  16731. <access>read-write</access>
  16732. <resetValue>0x00000000</resetValue>
  16733. <fields>
  16734. <field>
  16735. <name>LOCK</name>
  16736. <description>lock indication</description>
  16737. <bitOffset>31</bitOffset>
  16738. <bitWidth>1</bitWidth>
  16739. </field>
  16740. <field>
  16741. <name>COREID</name>
  16742. <description>Semaphore CoreID</description>
  16743. <bitOffset>8</bitOffset>
  16744. <bitWidth>4</bitWidth>
  16745. </field>
  16746. <field>
  16747. <name>PROCID</name>
  16748. <description>Semaphore ProcessID</description>
  16749. <bitOffset>0</bitOffset>
  16750. <bitWidth>8</bitWidth>
  16751. </field>
  16752. </fields>
  16753. </register>
  16754. <register>
  16755. <name>R21</name>
  16756. <displayName>R21</displayName>
  16757. <description>Semaphore 21 register</description>
  16758. <addressOffset>0x54</addressOffset>
  16759. <size>0x20</size>
  16760. <access>read-write</access>
  16761. <resetValue>0x00000000</resetValue>
  16762. <fields>
  16763. <field>
  16764. <name>LOCK</name>
  16765. <description>lock indication</description>
  16766. <bitOffset>31</bitOffset>
  16767. <bitWidth>1</bitWidth>
  16768. </field>
  16769. <field>
  16770. <name>COREID</name>
  16771. <description>Semaphore CoreID</description>
  16772. <bitOffset>8</bitOffset>
  16773. <bitWidth>4</bitWidth>
  16774. </field>
  16775. <field>
  16776. <name>PROCID</name>
  16777. <description>Semaphore ProcessID</description>
  16778. <bitOffset>0</bitOffset>
  16779. <bitWidth>8</bitWidth>
  16780. </field>
  16781. </fields>
  16782. </register>
  16783. <register>
  16784. <name>R22</name>
  16785. <displayName>R22</displayName>
  16786. <description>Semaphore 22 register</description>
  16787. <addressOffset>0x58</addressOffset>
  16788. <size>0x20</size>
  16789. <access>read-write</access>
  16790. <resetValue>0x00000000</resetValue>
  16791. <fields>
  16792. <field>
  16793. <name>LOCK</name>
  16794. <description>lock indication</description>
  16795. <bitOffset>31</bitOffset>
  16796. <bitWidth>1</bitWidth>
  16797. </field>
  16798. <field>
  16799. <name>COREID</name>
  16800. <description>Semaphore CoreID</description>
  16801. <bitOffset>8</bitOffset>
  16802. <bitWidth>4</bitWidth>
  16803. </field>
  16804. <field>
  16805. <name>PROCID</name>
  16806. <description>Semaphore ProcessID</description>
  16807. <bitOffset>0</bitOffset>
  16808. <bitWidth>8</bitWidth>
  16809. </field>
  16810. </fields>
  16811. </register>
  16812. <register>
  16813. <name>R23</name>
  16814. <displayName>R23</displayName>
  16815. <description>Semaphore 23 register</description>
  16816. <addressOffset>0x5C</addressOffset>
  16817. <size>0x20</size>
  16818. <access>read-write</access>
  16819. <resetValue>0x00000000</resetValue>
  16820. <fields>
  16821. <field>
  16822. <name>LOCK</name>
  16823. <description>lock indication</description>
  16824. <bitOffset>31</bitOffset>
  16825. <bitWidth>1</bitWidth>
  16826. </field>
  16827. <field>
  16828. <name>COREID</name>
  16829. <description>Semaphore CoreID</description>
  16830. <bitOffset>8</bitOffset>
  16831. <bitWidth>4</bitWidth>
  16832. </field>
  16833. <field>
  16834. <name>PROCID</name>
  16835. <description>Semaphore ProcessID</description>
  16836. <bitOffset>0</bitOffset>
  16837. <bitWidth>8</bitWidth>
  16838. </field>
  16839. </fields>
  16840. </register>
  16841. <register>
  16842. <name>R24</name>
  16843. <displayName>R24</displayName>
  16844. <description>Semaphore 24 register</description>
  16845. <addressOffset>0x60</addressOffset>
  16846. <size>0x20</size>
  16847. <access>read-write</access>
  16848. <resetValue>0x00000000</resetValue>
  16849. <fields>
  16850. <field>
  16851. <name>LOCK</name>
  16852. <description>lock indication</description>
  16853. <bitOffset>31</bitOffset>
  16854. <bitWidth>1</bitWidth>
  16855. </field>
  16856. <field>
  16857. <name>COREID</name>
  16858. <description>Semaphore CoreID</description>
  16859. <bitOffset>8</bitOffset>
  16860. <bitWidth>4</bitWidth>
  16861. </field>
  16862. <field>
  16863. <name>PROCID</name>
  16864. <description>Semaphore ProcessID</description>
  16865. <bitOffset>0</bitOffset>
  16866. <bitWidth>8</bitWidth>
  16867. </field>
  16868. </fields>
  16869. </register>
  16870. <register>
  16871. <name>R25</name>
  16872. <displayName>R25</displayName>
  16873. <description>Semaphore 25 register</description>
  16874. <addressOffset>0x64</addressOffset>
  16875. <size>0x20</size>
  16876. <access>read-write</access>
  16877. <resetValue>0x00000000</resetValue>
  16878. <fields>
  16879. <field>
  16880. <name>LOCK</name>
  16881. <description>lock indication</description>
  16882. <bitOffset>31</bitOffset>
  16883. <bitWidth>1</bitWidth>
  16884. </field>
  16885. <field>
  16886. <name>COREID</name>
  16887. <description>Semaphore CoreID</description>
  16888. <bitOffset>8</bitOffset>
  16889. <bitWidth>4</bitWidth>
  16890. </field>
  16891. <field>
  16892. <name>PROCID</name>
  16893. <description>Semaphore ProcessID</description>
  16894. <bitOffset>0</bitOffset>
  16895. <bitWidth>8</bitWidth>
  16896. </field>
  16897. </fields>
  16898. </register>
  16899. <register>
  16900. <name>R26</name>
  16901. <displayName>R26</displayName>
  16902. <description>Semaphore 26 register</description>
  16903. <addressOffset>0x68</addressOffset>
  16904. <size>0x20</size>
  16905. <access>read-write</access>
  16906. <resetValue>0x00000000</resetValue>
  16907. <fields>
  16908. <field>
  16909. <name>LOCK</name>
  16910. <description>lock indication</description>
  16911. <bitOffset>31</bitOffset>
  16912. <bitWidth>1</bitWidth>
  16913. </field>
  16914. <field>
  16915. <name>COREID</name>
  16916. <description>Semaphore CoreID</description>
  16917. <bitOffset>8</bitOffset>
  16918. <bitWidth>4</bitWidth>
  16919. </field>
  16920. <field>
  16921. <name>PROCID</name>
  16922. <description>Semaphore ProcessID</description>
  16923. <bitOffset>0</bitOffset>
  16924. <bitWidth>8</bitWidth>
  16925. </field>
  16926. </fields>
  16927. </register>
  16928. <register>
  16929. <name>R27</name>
  16930. <displayName>R27</displayName>
  16931. <description>Semaphore 27 register</description>
  16932. <addressOffset>0x6C</addressOffset>
  16933. <size>0x20</size>
  16934. <access>read-write</access>
  16935. <resetValue>0x00000000</resetValue>
  16936. <fields>
  16937. <field>
  16938. <name>LOCK</name>
  16939. <description>lock indication</description>
  16940. <bitOffset>31</bitOffset>
  16941. <bitWidth>1</bitWidth>
  16942. </field>
  16943. <field>
  16944. <name>COREID</name>
  16945. <description>Semaphore CoreID</description>
  16946. <bitOffset>8</bitOffset>
  16947. <bitWidth>4</bitWidth>
  16948. </field>
  16949. <field>
  16950. <name>PROCID</name>
  16951. <description>Semaphore ProcessID</description>
  16952. <bitOffset>0</bitOffset>
  16953. <bitWidth>8</bitWidth>
  16954. </field>
  16955. </fields>
  16956. </register>
  16957. <register>
  16958. <name>R28</name>
  16959. <displayName>R28</displayName>
  16960. <description>Semaphore 28 register</description>
  16961. <addressOffset>0x70</addressOffset>
  16962. <size>0x20</size>
  16963. <access>read-write</access>
  16964. <resetValue>0x00000000</resetValue>
  16965. <fields>
  16966. <field>
  16967. <name>LOCK</name>
  16968. <description>lock indication</description>
  16969. <bitOffset>31</bitOffset>
  16970. <bitWidth>1</bitWidth>
  16971. </field>
  16972. <field>
  16973. <name>COREID</name>
  16974. <description>Semaphore CoreID</description>
  16975. <bitOffset>8</bitOffset>
  16976. <bitWidth>4</bitWidth>
  16977. </field>
  16978. <field>
  16979. <name>PROCID</name>
  16980. <description>Semaphore ProcessID</description>
  16981. <bitOffset>0</bitOffset>
  16982. <bitWidth>8</bitWidth>
  16983. </field>
  16984. </fields>
  16985. </register>
  16986. <register>
  16987. <name>R29</name>
  16988. <displayName>R29</displayName>
  16989. <description>Semaphore 29 register</description>
  16990. <addressOffset>0x74</addressOffset>
  16991. <size>0x20</size>
  16992. <access>read-write</access>
  16993. <resetValue>0x00000000</resetValue>
  16994. <fields>
  16995. <field>
  16996. <name>LOCK</name>
  16997. <description>lock indication</description>
  16998. <bitOffset>31</bitOffset>
  16999. <bitWidth>1</bitWidth>
  17000. </field>
  17001. <field>
  17002. <name>COREID</name>
  17003. <description>Semaphore CoreID</description>
  17004. <bitOffset>8</bitOffset>
  17005. <bitWidth>4</bitWidth>
  17006. </field>
  17007. <field>
  17008. <name>PROCID</name>
  17009. <description>Semaphore ProcessID</description>
  17010. <bitOffset>0</bitOffset>
  17011. <bitWidth>8</bitWidth>
  17012. </field>
  17013. </fields>
  17014. </register>
  17015. <register>
  17016. <name>R30</name>
  17017. <displayName>R30</displayName>
  17018. <description>Semaphore 30 register</description>
  17019. <addressOffset>0x78</addressOffset>
  17020. <size>0x20</size>
  17021. <access>read-write</access>
  17022. <resetValue>0x00000000</resetValue>
  17023. <fields>
  17024. <field>
  17025. <name>LOCK</name>
  17026. <description>lock indication</description>
  17027. <bitOffset>31</bitOffset>
  17028. <bitWidth>1</bitWidth>
  17029. </field>
  17030. <field>
  17031. <name>COREID</name>
  17032. <description>Semaphore CoreID</description>
  17033. <bitOffset>8</bitOffset>
  17034. <bitWidth>4</bitWidth>
  17035. </field>
  17036. <field>
  17037. <name>PROCID</name>
  17038. <description>Semaphore ProcessID</description>
  17039. <bitOffset>0</bitOffset>
  17040. <bitWidth>8</bitWidth>
  17041. </field>
  17042. </fields>
  17043. </register>
  17044. <register>
  17045. <name>R31</name>
  17046. <displayName>R31</displayName>
  17047. <description>Semaphore 31 register</description>
  17048. <addressOffset>0x7C</addressOffset>
  17049. <size>0x20</size>
  17050. <access>read-write</access>
  17051. <resetValue>0x00000000</resetValue>
  17052. <fields>
  17053. <field>
  17054. <name>LOCK</name>
  17055. <description>lock indication</description>
  17056. <bitOffset>31</bitOffset>
  17057. <bitWidth>1</bitWidth>
  17058. </field>
  17059. <field>
  17060. <name>COREID</name>
  17061. <description>Semaphore CoreID</description>
  17062. <bitOffset>8</bitOffset>
  17063. <bitWidth>4</bitWidth>
  17064. </field>
  17065. <field>
  17066. <name>PROCID</name>
  17067. <description>Semaphore ProcessID</description>
  17068. <bitOffset>0</bitOffset>
  17069. <bitWidth>8</bitWidth>
  17070. </field>
  17071. </fields>
  17072. </register>
  17073. <register>
  17074. <name>RLR0</name>
  17075. <displayName>RLR0</displayName>
  17076. <description>Semaphore 0 read lock register</description>
  17077. <addressOffset>0x80</addressOffset>
  17078. <size>0x20</size>
  17079. <access>read-only</access>
  17080. <resetValue>0x00000000</resetValue>
  17081. <fields>
  17082. <field>
  17083. <name>LOCK</name>
  17084. <description>lock indication</description>
  17085. <bitOffset>31</bitOffset>
  17086. <bitWidth>1</bitWidth>
  17087. </field>
  17088. <field>
  17089. <name>COREID</name>
  17090. <description>Semaphore CoreID</description>
  17091. <bitOffset>8</bitOffset>
  17092. <bitWidth>4</bitWidth>
  17093. </field>
  17094. <field>
  17095. <name>PROCID</name>
  17096. <description>Semaphore ProcessID</description>
  17097. <bitOffset>0</bitOffset>
  17098. <bitWidth>8</bitWidth>
  17099. </field>
  17100. </fields>
  17101. </register>
  17102. <register>
  17103. <name>RLR1</name>
  17104. <displayName>RLR1</displayName>
  17105. <description>Semaphore 1 read lock register</description>
  17106. <addressOffset>0x84</addressOffset>
  17107. <size>0x20</size>
  17108. <access>read-only</access>
  17109. <resetValue>0x00000000</resetValue>
  17110. <fields>
  17111. <field>
  17112. <name>LOCK</name>
  17113. <description>lock indication</description>
  17114. <bitOffset>31</bitOffset>
  17115. <bitWidth>1</bitWidth>
  17116. </field>
  17117. <field>
  17118. <name>COREID</name>
  17119. <description>Semaphore CoreID</description>
  17120. <bitOffset>8</bitOffset>
  17121. <bitWidth>4</bitWidth>
  17122. </field>
  17123. <field>
  17124. <name>PROCID</name>
  17125. <description>Semaphore ProcessID</description>
  17126. <bitOffset>0</bitOffset>
  17127. <bitWidth>8</bitWidth>
  17128. </field>
  17129. </fields>
  17130. </register>
  17131. <register>
  17132. <name>RLR2</name>
  17133. <displayName>RLR2</displayName>
  17134. <description>Semaphore 2 read lock register</description>
  17135. <addressOffset>0x88</addressOffset>
  17136. <size>0x20</size>
  17137. <access>read-only</access>
  17138. <resetValue>0x00000000</resetValue>
  17139. <fields>
  17140. <field>
  17141. <name>LOCK</name>
  17142. <description>lock indication</description>
  17143. <bitOffset>31</bitOffset>
  17144. <bitWidth>1</bitWidth>
  17145. </field>
  17146. <field>
  17147. <name>COREID</name>
  17148. <description>Semaphore CoreID</description>
  17149. <bitOffset>8</bitOffset>
  17150. <bitWidth>4</bitWidth>
  17151. </field>
  17152. <field>
  17153. <name>PROCID</name>
  17154. <description>Semaphore ProcessID</description>
  17155. <bitOffset>0</bitOffset>
  17156. <bitWidth>8</bitWidth>
  17157. </field>
  17158. </fields>
  17159. </register>
  17160. <register>
  17161. <name>RLR3</name>
  17162. <displayName>RLR3</displayName>
  17163. <description>Semaphore 3 read lock register</description>
  17164. <addressOffset>0x8C</addressOffset>
  17165. <size>0x20</size>
  17166. <access>read-only</access>
  17167. <resetValue>0x00000000</resetValue>
  17168. <fields>
  17169. <field>
  17170. <name>LOCK</name>
  17171. <description>lock indication</description>
  17172. <bitOffset>31</bitOffset>
  17173. <bitWidth>1</bitWidth>
  17174. </field>
  17175. <field>
  17176. <name>COREID</name>
  17177. <description>Semaphore CoreID</description>
  17178. <bitOffset>8</bitOffset>
  17179. <bitWidth>4</bitWidth>
  17180. </field>
  17181. <field>
  17182. <name>PROCID</name>
  17183. <description>Semaphore ProcessID</description>
  17184. <bitOffset>0</bitOffset>
  17185. <bitWidth>8</bitWidth>
  17186. </field>
  17187. </fields>
  17188. </register>
  17189. <register>
  17190. <name>RLR4</name>
  17191. <displayName>RLR4</displayName>
  17192. <description>Semaphore 4 read lock read lock register</description>
  17193. <addressOffset>0x90</addressOffset>
  17194. <size>0x20</size>
  17195. <access>read-only</access>
  17196. <resetValue>0x00000000</resetValue>
  17197. <fields>
  17198. <field>
  17199. <name>LOCK</name>
  17200. <description>lock indication</description>
  17201. <bitOffset>31</bitOffset>
  17202. <bitWidth>1</bitWidth>
  17203. </field>
  17204. <field>
  17205. <name>COREID</name>
  17206. <description>Semaphore CoreID</description>
  17207. <bitOffset>8</bitOffset>
  17208. <bitWidth>4</bitWidth>
  17209. </field>
  17210. <field>
  17211. <name>PROCID</name>
  17212. <description>Semaphore ProcessID</description>
  17213. <bitOffset>0</bitOffset>
  17214. <bitWidth>8</bitWidth>
  17215. </field>
  17216. </fields>
  17217. </register>
  17218. <register>
  17219. <name>RLR5</name>
  17220. <displayName>RLR5</displayName>
  17221. <description>Semaphore 5 read lock register</description>
  17222. <addressOffset>0x94</addressOffset>
  17223. <size>0x20</size>
  17224. <access>read-only</access>
  17225. <resetValue>0x00000000</resetValue>
  17226. <fields>
  17227. <field>
  17228. <name>LOCK</name>
  17229. <description>lock indication</description>
  17230. <bitOffset>31</bitOffset>
  17231. <bitWidth>1</bitWidth>
  17232. </field>
  17233. <field>
  17234. <name>COREID</name>
  17235. <description>Semaphore CoreID</description>
  17236. <bitOffset>8</bitOffset>
  17237. <bitWidth>4</bitWidth>
  17238. </field>
  17239. <field>
  17240. <name>PROCID</name>
  17241. <description>Semaphore ProcessID</description>
  17242. <bitOffset>0</bitOffset>
  17243. <bitWidth>8</bitWidth>
  17244. </field>
  17245. </fields>
  17246. </register>
  17247. <register>
  17248. <name>RLR6</name>
  17249. <displayName>RLR6</displayName>
  17250. <description>Semaphore 6 read lock register</description>
  17251. <addressOffset>0x98</addressOffset>
  17252. <size>0x20</size>
  17253. <access>read-only</access>
  17254. <resetValue>0x00000000</resetValue>
  17255. <fields>
  17256. <field>
  17257. <name>LOCK</name>
  17258. <description>lock indication</description>
  17259. <bitOffset>31</bitOffset>
  17260. <bitWidth>1</bitWidth>
  17261. </field>
  17262. <field>
  17263. <name>COREID</name>
  17264. <description>Semaphore CoreID</description>
  17265. <bitOffset>8</bitOffset>
  17266. <bitWidth>4</bitWidth>
  17267. </field>
  17268. <field>
  17269. <name>PROCID</name>
  17270. <description>Semaphore ProcessID</description>
  17271. <bitOffset>0</bitOffset>
  17272. <bitWidth>8</bitWidth>
  17273. </field>
  17274. </fields>
  17275. </register>
  17276. <register>
  17277. <name>RLR7</name>
  17278. <displayName>RLR7</displayName>
  17279. <description>Semaphore 7 read lock register</description>
  17280. <addressOffset>0x9C</addressOffset>
  17281. <size>0x20</size>
  17282. <access>read-only</access>
  17283. <resetValue>0x00000000</resetValue>
  17284. <fields>
  17285. <field>
  17286. <name>LOCK</name>
  17287. <description>lock indication</description>
  17288. <bitOffset>31</bitOffset>
  17289. <bitWidth>1</bitWidth>
  17290. </field>
  17291. <field>
  17292. <name>COREID</name>
  17293. <description>Semaphore CoreID</description>
  17294. <bitOffset>8</bitOffset>
  17295. <bitWidth>4</bitWidth>
  17296. </field>
  17297. <field>
  17298. <name>PROCID</name>
  17299. <description>Semaphore ProcessID</description>
  17300. <bitOffset>0</bitOffset>
  17301. <bitWidth>8</bitWidth>
  17302. </field>
  17303. </fields>
  17304. </register>
  17305. <register>
  17306. <name>RLR8</name>
  17307. <displayName>RLR8</displayName>
  17308. <description>Semaphore 8 read lock register</description>
  17309. <addressOffset>0xA0</addressOffset>
  17310. <size>0x20</size>
  17311. <access>read-only</access>
  17312. <resetValue>0x00000000</resetValue>
  17313. <fields>
  17314. <field>
  17315. <name>LOCK</name>
  17316. <description>lock indication</description>
  17317. <bitOffset>31</bitOffset>
  17318. <bitWidth>1</bitWidth>
  17319. </field>
  17320. <field>
  17321. <name>COREID</name>
  17322. <description>Semaphore CoreID</description>
  17323. <bitOffset>8</bitOffset>
  17324. <bitWidth>4</bitWidth>
  17325. </field>
  17326. <field>
  17327. <name>PROCID</name>
  17328. <description>Semaphore ProcessID</description>
  17329. <bitOffset>0</bitOffset>
  17330. <bitWidth>8</bitWidth>
  17331. </field>
  17332. </fields>
  17333. </register>
  17334. <register>
  17335. <name>RLR9</name>
  17336. <displayName>RLR9</displayName>
  17337. <description>Semaphore 9 read lock register</description>
  17338. <addressOffset>0xA4</addressOffset>
  17339. <size>0x20</size>
  17340. <access>read-only</access>
  17341. <resetValue>0x00000000</resetValue>
  17342. <fields>
  17343. <field>
  17344. <name>LOCK</name>
  17345. <description>lock indication</description>
  17346. <bitOffset>31</bitOffset>
  17347. <bitWidth>1</bitWidth>
  17348. </field>
  17349. <field>
  17350. <name>COREID</name>
  17351. <description>Semaphore CoreID</description>
  17352. <bitOffset>8</bitOffset>
  17353. <bitWidth>4</bitWidth>
  17354. </field>
  17355. <field>
  17356. <name>PROCID</name>
  17357. <description>Semaphore ProcessID</description>
  17358. <bitOffset>0</bitOffset>
  17359. <bitWidth>8</bitWidth>
  17360. </field>
  17361. </fields>
  17362. </register>
  17363. <register>
  17364. <name>RLR10</name>
  17365. <displayName>RLR10</displayName>
  17366. <description>Semaphore 10 read lock register</description>
  17367. <addressOffset>0xA8</addressOffset>
  17368. <size>0x20</size>
  17369. <access>read-only</access>
  17370. <resetValue>0x00000000</resetValue>
  17371. <fields>
  17372. <field>
  17373. <name>LOCK</name>
  17374. <description>lock indication</description>
  17375. <bitOffset>31</bitOffset>
  17376. <bitWidth>1</bitWidth>
  17377. </field>
  17378. <field>
  17379. <name>COREID</name>
  17380. <description>Semaphore CoreID</description>
  17381. <bitOffset>8</bitOffset>
  17382. <bitWidth>4</bitWidth>
  17383. </field>
  17384. <field>
  17385. <name>PROCID</name>
  17386. <description>Semaphore ProcessID</description>
  17387. <bitOffset>0</bitOffset>
  17388. <bitWidth>8</bitWidth>
  17389. </field>
  17390. </fields>
  17391. </register>
  17392. <register>
  17393. <name>RLR11</name>
  17394. <displayName>RLR11</displayName>
  17395. <description>Semaphore 11 read lock register</description>
  17396. <addressOffset>0xAC</addressOffset>
  17397. <size>0x20</size>
  17398. <access>read-only</access>
  17399. <resetValue>0x00000000</resetValue>
  17400. <fields>
  17401. <field>
  17402. <name>LOCK</name>
  17403. <description>lock indication</description>
  17404. <bitOffset>31</bitOffset>
  17405. <bitWidth>1</bitWidth>
  17406. </field>
  17407. <field>
  17408. <name>COREID</name>
  17409. <description>Semaphore CoreID</description>
  17410. <bitOffset>8</bitOffset>
  17411. <bitWidth>4</bitWidth>
  17412. </field>
  17413. <field>
  17414. <name>PROCID</name>
  17415. <description>Semaphore ProcessID</description>
  17416. <bitOffset>0</bitOffset>
  17417. <bitWidth>8</bitWidth>
  17418. </field>
  17419. </fields>
  17420. </register>
  17421. <register>
  17422. <name>RLR12</name>
  17423. <displayName>RLR12</displayName>
  17424. <description>Semaphore 12 read lock register</description>
  17425. <addressOffset>0xB0</addressOffset>
  17426. <size>0x20</size>
  17427. <access>read-only</access>
  17428. <resetValue>0x00000000</resetValue>
  17429. <fields>
  17430. <field>
  17431. <name>LOCK</name>
  17432. <description>lock indication</description>
  17433. <bitOffset>31</bitOffset>
  17434. <bitWidth>1</bitWidth>
  17435. </field>
  17436. <field>
  17437. <name>COREID</name>
  17438. <description>Semaphore CoreID</description>
  17439. <bitOffset>8</bitOffset>
  17440. <bitWidth>4</bitWidth>
  17441. </field>
  17442. <field>
  17443. <name>PROCID</name>
  17444. <description>Semaphore ProcessID</description>
  17445. <bitOffset>0</bitOffset>
  17446. <bitWidth>8</bitWidth>
  17447. </field>
  17448. </fields>
  17449. </register>
  17450. <register>
  17451. <name>RLR13</name>
  17452. <displayName>RLR13</displayName>
  17453. <description>Semaphore 13 read lock register</description>
  17454. <addressOffset>0xB4</addressOffset>
  17455. <size>0x20</size>
  17456. <access>read-only</access>
  17457. <resetValue>0x00000000</resetValue>
  17458. <fields>
  17459. <field>
  17460. <name>LOCK</name>
  17461. <description>lock indication</description>
  17462. <bitOffset>31</bitOffset>
  17463. <bitWidth>1</bitWidth>
  17464. </field>
  17465. <field>
  17466. <name>COREID</name>
  17467. <description>Semaphore CoreID</description>
  17468. <bitOffset>8</bitOffset>
  17469. <bitWidth>4</bitWidth>
  17470. </field>
  17471. <field>
  17472. <name>PROCID</name>
  17473. <description>Semaphore ProcessID</description>
  17474. <bitOffset>0</bitOffset>
  17475. <bitWidth>8</bitWidth>
  17476. </field>
  17477. </fields>
  17478. </register>
  17479. <register>
  17480. <name>RLR14</name>
  17481. <displayName>RLR14</displayName>
  17482. <description>Semaphore 14 read lock register</description>
  17483. <addressOffset>0xB8</addressOffset>
  17484. <size>0x20</size>
  17485. <access>read-only</access>
  17486. <resetValue>0x00000000</resetValue>
  17487. <fields>
  17488. <field>
  17489. <name>LOCK</name>
  17490. <description>lock indication</description>
  17491. <bitOffset>31</bitOffset>
  17492. <bitWidth>1</bitWidth>
  17493. </field>
  17494. <field>
  17495. <name>COREID</name>
  17496. <description>Semaphore CoreID</description>
  17497. <bitOffset>8</bitOffset>
  17498. <bitWidth>4</bitWidth>
  17499. </field>
  17500. <field>
  17501. <name>PROCID</name>
  17502. <description>Semaphore ProcessID</description>
  17503. <bitOffset>0</bitOffset>
  17504. <bitWidth>8</bitWidth>
  17505. </field>
  17506. </fields>
  17507. </register>
  17508. <register>
  17509. <name>RLR15</name>
  17510. <displayName>RLR15</displayName>
  17511. <description>Semaphore 15 read lock register</description>
  17512. <addressOffset>0xBC</addressOffset>
  17513. <size>0x20</size>
  17514. <access>read-only</access>
  17515. <resetValue>0x00000000</resetValue>
  17516. <fields>
  17517. <field>
  17518. <name>LOCK</name>
  17519. <description>lock indication</description>
  17520. <bitOffset>31</bitOffset>
  17521. <bitWidth>1</bitWidth>
  17522. </field>
  17523. <field>
  17524. <name>COREID</name>
  17525. <description>Semaphore CoreID</description>
  17526. <bitOffset>8</bitOffset>
  17527. <bitWidth>4</bitWidth>
  17528. </field>
  17529. <field>
  17530. <name>PROCID</name>
  17531. <description>Semaphore ProcessID</description>
  17532. <bitOffset>0</bitOffset>
  17533. <bitWidth>8</bitWidth>
  17534. </field>
  17535. </fields>
  17536. </register>
  17537. <register>
  17538. <name>RLR16</name>
  17539. <displayName>RLR16</displayName>
  17540. <description>Semaphore 16 read lock register</description>
  17541. <addressOffset>0xC0</addressOffset>
  17542. <size>0x20</size>
  17543. <access>read-only</access>
  17544. <resetValue>0x00000000</resetValue>
  17545. <fields>
  17546. <field>
  17547. <name>LOCK</name>
  17548. <description>lock indication</description>
  17549. <bitOffset>31</bitOffset>
  17550. <bitWidth>1</bitWidth>
  17551. </field>
  17552. <field>
  17553. <name>COREID</name>
  17554. <description>Semaphore CoreID</description>
  17555. <bitOffset>8</bitOffset>
  17556. <bitWidth>4</bitWidth>
  17557. </field>
  17558. <field>
  17559. <name>PROCID</name>
  17560. <description>Semaphore ProcessID</description>
  17561. <bitOffset>0</bitOffset>
  17562. <bitWidth>8</bitWidth>
  17563. </field>
  17564. </fields>
  17565. </register>
  17566. <register>
  17567. <name>RLR17</name>
  17568. <displayName>RLR17</displayName>
  17569. <description>Semaphore 17 read lock register</description>
  17570. <addressOffset>0xC4</addressOffset>
  17571. <size>0x20</size>
  17572. <access>read-only</access>
  17573. <resetValue>0x00000000</resetValue>
  17574. <fields>
  17575. <field>
  17576. <name>LOCK</name>
  17577. <description>lock indication</description>
  17578. <bitOffset>31</bitOffset>
  17579. <bitWidth>1</bitWidth>
  17580. </field>
  17581. <field>
  17582. <name>COREID</name>
  17583. <description>Semaphore CoreID</description>
  17584. <bitOffset>8</bitOffset>
  17585. <bitWidth>4</bitWidth>
  17586. </field>
  17587. <field>
  17588. <name>PROCID</name>
  17589. <description>Semaphore ProcessID</description>
  17590. <bitOffset>0</bitOffset>
  17591. <bitWidth>8</bitWidth>
  17592. </field>
  17593. </fields>
  17594. </register>
  17595. <register>
  17596. <name>RLR18</name>
  17597. <displayName>RLR18</displayName>
  17598. <description>Semaphore 18 read lock register</description>
  17599. <addressOffset>0xC8</addressOffset>
  17600. <size>0x20</size>
  17601. <access>read-only</access>
  17602. <resetValue>0x00000000</resetValue>
  17603. <fields>
  17604. <field>
  17605. <name>LOCK</name>
  17606. <description>lock indication</description>
  17607. <bitOffset>31</bitOffset>
  17608. <bitWidth>1</bitWidth>
  17609. </field>
  17610. <field>
  17611. <name>COREID</name>
  17612. <description>Semaphore CoreID</description>
  17613. <bitOffset>8</bitOffset>
  17614. <bitWidth>4</bitWidth>
  17615. </field>
  17616. <field>
  17617. <name>PROCID</name>
  17618. <description>Semaphore ProcessID</description>
  17619. <bitOffset>0</bitOffset>
  17620. <bitWidth>8</bitWidth>
  17621. </field>
  17622. </fields>
  17623. </register>
  17624. <register>
  17625. <name>RLR19</name>
  17626. <displayName>RLR19</displayName>
  17627. <description>Semaphore 19 read lock register</description>
  17628. <addressOffset>0xCC</addressOffset>
  17629. <size>0x20</size>
  17630. <access>read-only</access>
  17631. <resetValue>0x00000000</resetValue>
  17632. <fields>
  17633. <field>
  17634. <name>LOCK</name>
  17635. <description>lock indication</description>
  17636. <bitOffset>31</bitOffset>
  17637. <bitWidth>1</bitWidth>
  17638. </field>
  17639. <field>
  17640. <name>COREID</name>
  17641. <description>Semaphore CoreID</description>
  17642. <bitOffset>8</bitOffset>
  17643. <bitWidth>4</bitWidth>
  17644. </field>
  17645. <field>
  17646. <name>PROCID</name>
  17647. <description>Semaphore ProcessID</description>
  17648. <bitOffset>0</bitOffset>
  17649. <bitWidth>8</bitWidth>
  17650. </field>
  17651. </fields>
  17652. </register>
  17653. <register>
  17654. <name>RLR20</name>
  17655. <displayName>RLR20</displayName>
  17656. <description>Semaphore 20 read lock register</description>
  17657. <addressOffset>0xD0</addressOffset>
  17658. <size>0x20</size>
  17659. <access>read-only</access>
  17660. <resetValue>0x00000000</resetValue>
  17661. <fields>
  17662. <field>
  17663. <name>LOCK</name>
  17664. <description>lock indication</description>
  17665. <bitOffset>31</bitOffset>
  17666. <bitWidth>1</bitWidth>
  17667. </field>
  17668. <field>
  17669. <name>COREID</name>
  17670. <description>Semaphore CoreID</description>
  17671. <bitOffset>8</bitOffset>
  17672. <bitWidth>4</bitWidth>
  17673. </field>
  17674. <field>
  17675. <name>PROCID</name>
  17676. <description>Semaphore ProcessID</description>
  17677. <bitOffset>0</bitOffset>
  17678. <bitWidth>8</bitWidth>
  17679. </field>
  17680. </fields>
  17681. </register>
  17682. <register>
  17683. <name>RLR21</name>
  17684. <displayName>RLR21</displayName>
  17685. <description>Semaphore 21 read lock register</description>
  17686. <addressOffset>0xD4</addressOffset>
  17687. <size>0x20</size>
  17688. <access>read-only</access>
  17689. <resetValue>0x00000000</resetValue>
  17690. <fields>
  17691. <field>
  17692. <name>LOCK</name>
  17693. <description>lock indication</description>
  17694. <bitOffset>31</bitOffset>
  17695. <bitWidth>1</bitWidth>
  17696. </field>
  17697. <field>
  17698. <name>COREID</name>
  17699. <description>Semaphore CoreID</description>
  17700. <bitOffset>8</bitOffset>
  17701. <bitWidth>4</bitWidth>
  17702. </field>
  17703. <field>
  17704. <name>PROCID</name>
  17705. <description>Semaphore ProcessID</description>
  17706. <bitOffset>0</bitOffset>
  17707. <bitWidth>8</bitWidth>
  17708. </field>
  17709. </fields>
  17710. </register>
  17711. <register>
  17712. <name>RLR22</name>
  17713. <displayName>RLR22</displayName>
  17714. <description>Semaphore 22 read lock register</description>
  17715. <addressOffset>0xD8</addressOffset>
  17716. <size>0x20</size>
  17717. <access>read-only</access>
  17718. <resetValue>0x00000000</resetValue>
  17719. <fields>
  17720. <field>
  17721. <name>LOCK</name>
  17722. <description>lock indication</description>
  17723. <bitOffset>31</bitOffset>
  17724. <bitWidth>1</bitWidth>
  17725. </field>
  17726. <field>
  17727. <name>COREID</name>
  17728. <description>Semaphore CoreID</description>
  17729. <bitOffset>8</bitOffset>
  17730. <bitWidth>4</bitWidth>
  17731. </field>
  17732. <field>
  17733. <name>PROCID</name>
  17734. <description>Semaphore ProcessID</description>
  17735. <bitOffset>0</bitOffset>
  17736. <bitWidth>8</bitWidth>
  17737. </field>
  17738. </fields>
  17739. </register>
  17740. <register>
  17741. <name>RLR23</name>
  17742. <displayName>RLR23</displayName>
  17743. <description>Semaphore 23 read lock register</description>
  17744. <addressOffset>0xDC</addressOffset>
  17745. <size>0x20</size>
  17746. <access>read-only</access>
  17747. <resetValue>0x00000000</resetValue>
  17748. <fields>
  17749. <field>
  17750. <name>LOCK</name>
  17751. <description>lock indication</description>
  17752. <bitOffset>31</bitOffset>
  17753. <bitWidth>1</bitWidth>
  17754. </field>
  17755. <field>
  17756. <name>COREID</name>
  17757. <description>Semaphore CoreID</description>
  17758. <bitOffset>8</bitOffset>
  17759. <bitWidth>4</bitWidth>
  17760. </field>
  17761. <field>
  17762. <name>PROCID</name>
  17763. <description>Semaphore ProcessID</description>
  17764. <bitOffset>0</bitOffset>
  17765. <bitWidth>8</bitWidth>
  17766. </field>
  17767. </fields>
  17768. </register>
  17769. <register>
  17770. <name>RLR24</name>
  17771. <displayName>RLR24</displayName>
  17772. <description>Semaphore 24 read lock register</description>
  17773. <addressOffset>0xE0</addressOffset>
  17774. <size>0x20</size>
  17775. <access>read-only</access>
  17776. <resetValue>0x00000000</resetValue>
  17777. <fields>
  17778. <field>
  17779. <name>LOCK</name>
  17780. <description>lock indication</description>
  17781. <bitOffset>31</bitOffset>
  17782. <bitWidth>1</bitWidth>
  17783. </field>
  17784. <field>
  17785. <name>COREID</name>
  17786. <description>Semaphore CoreID</description>
  17787. <bitOffset>8</bitOffset>
  17788. <bitWidth>4</bitWidth>
  17789. </field>
  17790. <field>
  17791. <name>PROCID</name>
  17792. <description>Semaphore ProcessID</description>
  17793. <bitOffset>0</bitOffset>
  17794. <bitWidth>8</bitWidth>
  17795. </field>
  17796. </fields>
  17797. </register>
  17798. <register>
  17799. <name>RLR25</name>
  17800. <displayName>RLR25</displayName>
  17801. <description>Semaphore 25 read lock register</description>
  17802. <addressOffset>0xE4</addressOffset>
  17803. <size>0x20</size>
  17804. <access>read-only</access>
  17805. <resetValue>0x00000000</resetValue>
  17806. <fields>
  17807. <field>
  17808. <name>LOCK</name>
  17809. <description>lock indication</description>
  17810. <bitOffset>31</bitOffset>
  17811. <bitWidth>1</bitWidth>
  17812. </field>
  17813. <field>
  17814. <name>COREID</name>
  17815. <description>Semaphore CoreID</description>
  17816. <bitOffset>8</bitOffset>
  17817. <bitWidth>4</bitWidth>
  17818. </field>
  17819. <field>
  17820. <name>PROCID</name>
  17821. <description>Semaphore ProcessID</description>
  17822. <bitOffset>0</bitOffset>
  17823. <bitWidth>8</bitWidth>
  17824. </field>
  17825. </fields>
  17826. </register>
  17827. <register>
  17828. <name>RLR26</name>
  17829. <displayName>RLR26</displayName>
  17830. <description>Semaphore 26 read lock register</description>
  17831. <addressOffset>0xE8</addressOffset>
  17832. <size>0x20</size>
  17833. <access>read-only</access>
  17834. <resetValue>0x00000000</resetValue>
  17835. <fields>
  17836. <field>
  17837. <name>LOCK</name>
  17838. <description>lock indication</description>
  17839. <bitOffset>31</bitOffset>
  17840. <bitWidth>1</bitWidth>
  17841. </field>
  17842. <field>
  17843. <name>COREID</name>
  17844. <description>Semaphore CoreID</description>
  17845. <bitOffset>8</bitOffset>
  17846. <bitWidth>4</bitWidth>
  17847. </field>
  17848. <field>
  17849. <name>PROCID</name>
  17850. <description>Semaphore ProcessID</description>
  17851. <bitOffset>0</bitOffset>
  17852. <bitWidth>8</bitWidth>
  17853. </field>
  17854. </fields>
  17855. </register>
  17856. <register>
  17857. <name>RLR27</name>
  17858. <displayName>RLR27</displayName>
  17859. <description>Semaphore 27 read lock register</description>
  17860. <addressOffset>0xEC</addressOffset>
  17861. <size>0x20</size>
  17862. <access>read-only</access>
  17863. <resetValue>0x00000000</resetValue>
  17864. <fields>
  17865. <field>
  17866. <name>LOCK</name>
  17867. <description>lock indication</description>
  17868. <bitOffset>31</bitOffset>
  17869. <bitWidth>1</bitWidth>
  17870. </field>
  17871. <field>
  17872. <name>COREID</name>
  17873. <description>Semaphore CoreID</description>
  17874. <bitOffset>8</bitOffset>
  17875. <bitWidth>4</bitWidth>
  17876. </field>
  17877. <field>
  17878. <name>PROCID</name>
  17879. <description>Semaphore ProcessID</description>
  17880. <bitOffset>0</bitOffset>
  17881. <bitWidth>8</bitWidth>
  17882. </field>
  17883. </fields>
  17884. </register>
  17885. <register>
  17886. <name>RLR28</name>
  17887. <displayName>RLR28</displayName>
  17888. <description>Semaphore 28 read lock register</description>
  17889. <addressOffset>0xF0</addressOffset>
  17890. <size>0x20</size>
  17891. <access>read-only</access>
  17892. <resetValue>0x00000000</resetValue>
  17893. <fields>
  17894. <field>
  17895. <name>LOCK</name>
  17896. <description>lock indication</description>
  17897. <bitOffset>31</bitOffset>
  17898. <bitWidth>1</bitWidth>
  17899. </field>
  17900. <field>
  17901. <name>COREID</name>
  17902. <description>Semaphore CoreID</description>
  17903. <bitOffset>8</bitOffset>
  17904. <bitWidth>4</bitWidth>
  17905. </field>
  17906. <field>
  17907. <name>PROCID</name>
  17908. <description>Semaphore ProcessID</description>
  17909. <bitOffset>0</bitOffset>
  17910. <bitWidth>8</bitWidth>
  17911. </field>
  17912. </fields>
  17913. </register>
  17914. <register>
  17915. <name>RLR29</name>
  17916. <displayName>RLR29</displayName>
  17917. <description>Semaphore 29 read lock register</description>
  17918. <addressOffset>0xF4</addressOffset>
  17919. <size>0x20</size>
  17920. <access>read-only</access>
  17921. <resetValue>0x00000000</resetValue>
  17922. <fields>
  17923. <field>
  17924. <name>LOCK</name>
  17925. <description>lock indication</description>
  17926. <bitOffset>31</bitOffset>
  17927. <bitWidth>1</bitWidth>
  17928. </field>
  17929. <field>
  17930. <name>COREID</name>
  17931. <description>Semaphore CoreID</description>
  17932. <bitOffset>8</bitOffset>
  17933. <bitWidth>4</bitWidth>
  17934. </field>
  17935. <field>
  17936. <name>PROCID</name>
  17937. <description>Semaphore ProcessID</description>
  17938. <bitOffset>0</bitOffset>
  17939. <bitWidth>8</bitWidth>
  17940. </field>
  17941. </fields>
  17942. </register>
  17943. <register>
  17944. <name>RLR30</name>
  17945. <displayName>RLR30</displayName>
  17946. <description>Semaphore 30 read lock register</description>
  17947. <addressOffset>0xF8</addressOffset>
  17948. <size>0x20</size>
  17949. <access>read-only</access>
  17950. <resetValue>0x00000000</resetValue>
  17951. <fields>
  17952. <field>
  17953. <name>LOCK</name>
  17954. <description>lock indication</description>
  17955. <bitOffset>31</bitOffset>
  17956. <bitWidth>1</bitWidth>
  17957. </field>
  17958. <field>
  17959. <name>COREID</name>
  17960. <description>Semaphore CoreID</description>
  17961. <bitOffset>8</bitOffset>
  17962. <bitWidth>4</bitWidth>
  17963. </field>
  17964. <field>
  17965. <name>PROCID</name>
  17966. <description>Semaphore ProcessID</description>
  17967. <bitOffset>0</bitOffset>
  17968. <bitWidth>8</bitWidth>
  17969. </field>
  17970. </fields>
  17971. </register>
  17972. <register>
  17973. <name>RLR31</name>
  17974. <displayName>RLR31</displayName>
  17975. <description>Semaphore 31 read lock register</description>
  17976. <addressOffset>0xFC</addressOffset>
  17977. <size>0x20</size>
  17978. <access>read-only</access>
  17979. <resetValue>0x00000000</resetValue>
  17980. <fields>
  17981. <field>
  17982. <name>LOCK</name>
  17983. <description>lock indication</description>
  17984. <bitOffset>31</bitOffset>
  17985. <bitWidth>1</bitWidth>
  17986. </field>
  17987. <field>
  17988. <name>COREID</name>
  17989. <description>Semaphore CoreID</description>
  17990. <bitOffset>8</bitOffset>
  17991. <bitWidth>4</bitWidth>
  17992. </field>
  17993. <field>
  17994. <name>PROCID</name>
  17995. <description>Semaphore ProcessID</description>
  17996. <bitOffset>0</bitOffset>
  17997. <bitWidth>8</bitWidth>
  17998. </field>
  17999. </fields>
  18000. </register>
  18001. <register>
  18002. <name>CR</name>
  18003. <displayName>CR</displayName>
  18004. <description>Semaphore Clear register</description>
  18005. <addressOffset>0x140</addressOffset>
  18006. <size>0x20</size>
  18007. <access>read-write</access>
  18008. <resetValue>0x00000000</resetValue>
  18009. <fields>
  18010. <field>
  18011. <name>KEY</name>
  18012. <description>Semaphore clear Key</description>
  18013. <bitOffset>16</bitOffset>
  18014. <bitWidth>16</bitWidth>
  18015. </field>
  18016. <field>
  18017. <name>COREID</name>
  18018. <description>CoreID of semaphore to be cleared</description>
  18019. <bitOffset>8</bitOffset>
  18020. <bitWidth>4</bitWidth>
  18021. </field>
  18022. </fields>
  18023. </register>
  18024. <register>
  18025. <name>KEYR</name>
  18026. <displayName>KEYR</displayName>
  18027. <description>Interrupt clear register</description>
  18028. <addressOffset>0x144</addressOffset>
  18029. <size>0x20</size>
  18030. <access>read-write</access>
  18031. <resetValue>0x00000000</resetValue>
  18032. <fields>
  18033. <field>
  18034. <name>KEY</name>
  18035. <description>Semaphore Clear Key</description>
  18036. <bitOffset>16</bitOffset>
  18037. <bitWidth>16</bitWidth>
  18038. </field>
  18039. </fields>
  18040. </register>
  18041. <register>
  18042. <name>HWCFGR2</name>
  18043. <displayName>HWCFGR2</displayName>
  18044. <description>Semaphore hardware configuration register 2</description>
  18045. <addressOffset>0x3EC</addressOffset>
  18046. <size>0x20</size>
  18047. <access>read-only</access>
  18048. <resetValue>0x00000084</resetValue>
  18049. <fields>
  18050. <field>
  18051. <name>MASTERID4</name>
  18052. <description>Hardware Configuration valid bus masters ID4</description>
  18053. <bitOffset>12</bitOffset>
  18054. <bitWidth>4</bitWidth>
  18055. </field>
  18056. <field>
  18057. <name>MASTERID3</name>
  18058. <description>Hardware Configuration valid bus masters ID3</description>
  18059. <bitOffset>8</bitOffset>
  18060. <bitWidth>4</bitWidth>
  18061. </field>
  18062. <field>
  18063. <name>MASTERID2</name>
  18064. <description>Hardware Configuration valid bus masters ID2</description>
  18065. <bitOffset>4</bitOffset>
  18066. <bitWidth>4</bitWidth>
  18067. </field>
  18068. <field>
  18069. <name>MASTERID1</name>
  18070. <description>Hardware Configuration valid bus masters ID1</description>
  18071. <bitOffset>0</bitOffset>
  18072. <bitWidth>4</bitWidth>
  18073. </field>
  18074. </fields>
  18075. </register>
  18076. <register>
  18077. <name>HWCFGR1</name>
  18078. <displayName>HWCFGR1</displayName>
  18079. <description>Semaphore hardware configuration register 1</description>
  18080. <addressOffset>0x3F0</addressOffset>
  18081. <size>0x20</size>
  18082. <access>read-only</access>
  18083. <resetValue>0x00000220</resetValue>
  18084. <fields>
  18085. <field>
  18086. <name>NBINT</name>
  18087. <description>Hardware Configuration number of interrupts supported number of master IDs</description>
  18088. <bitOffset>8</bitOffset>
  18089. <bitWidth>4</bitWidth>
  18090. </field>
  18091. <field>
  18092. <name>NBSEM</name>
  18093. <description>Hardware Configuration number of semaphores</description>
  18094. <bitOffset>0</bitOffset>
  18095. <bitWidth>8</bitWidth>
  18096. </field>
  18097. </fields>
  18098. </register>
  18099. <register>
  18100. <name>VERR</name>
  18101. <displayName>VERR</displayName>
  18102. <description>HSEM version register</description>
  18103. <addressOffset>0x3F4</addressOffset>
  18104. <size>0x20</size>
  18105. <access>read-only</access>
  18106. <resetValue>0x00000020</resetValue>
  18107. <fields>
  18108. <field>
  18109. <name>MAJREV</name>
  18110. <description>Major Revision</description>
  18111. <bitOffset>4</bitOffset>
  18112. <bitWidth>4</bitWidth>
  18113. </field>
  18114. <field>
  18115. <name>MINREV</name>
  18116. <description>Minor Revision</description>
  18117. <bitOffset>0</bitOffset>
  18118. <bitWidth>4</bitWidth>
  18119. </field>
  18120. </fields>
  18121. </register>
  18122. <register>
  18123. <name>IPIDR</name>
  18124. <displayName>IPIDR</displayName>
  18125. <description>HSEM indentification register</description>
  18126. <addressOffset>0x3F8</addressOffset>
  18127. <size>0x20</size>
  18128. <access>read-only</access>
  18129. <resetValue>0x00100072</resetValue>
  18130. <fields>
  18131. <field>
  18132. <name>ID</name>
  18133. <description>Identification Code</description>
  18134. <bitOffset>0</bitOffset>
  18135. <bitWidth>32</bitWidth>
  18136. </field>
  18137. </fields>
  18138. </register>
  18139. <register>
  18140. <name>SIDR</name>
  18141. <displayName>SIDR</displayName>
  18142. <description>HSEM size indentification register</description>
  18143. <addressOffset>0x3FC</addressOffset>
  18144. <size>0x20</size>
  18145. <access>read-only</access>
  18146. <resetValue>0xA3C5DD01</resetValue>
  18147. <fields>
  18148. <field>
  18149. <name>SID</name>
  18150. <description>Size Identification Code</description>
  18151. <bitOffset>0</bitOffset>
  18152. <bitWidth>32</bitWidth>
  18153. </field>
  18154. </fields>
  18155. </register>
  18156. <register>
  18157. <name>C1IER0</name>
  18158. <displayName>C1IER0</displayName>
  18159. <description>HSEM Interrupt enable register</description>
  18160. <addressOffset>0x100</addressOffset>
  18161. <size>0x20</size>
  18162. <access>read-write</access>
  18163. <resetValue>0x00000000</resetValue>
  18164. <fields>
  18165. <field>
  18166. <name>ISEm</name>
  18167. <description>CPU(n) semaphore m enable bit</description>
  18168. <bitOffset>0</bitOffset>
  18169. <bitWidth>32</bitWidth>
  18170. </field>
  18171. </fields>
  18172. </register>
  18173. <register>
  18174. <name>C1ICR</name>
  18175. <displayName>C1ICR</displayName>
  18176. <description>HSEM Interrupt clear register</description>
  18177. <addressOffset>0x104</addressOffset>
  18178. <size>0x20</size>
  18179. <access>read-write</access>
  18180. <resetValue>0x00000000</resetValue>
  18181. <fields>
  18182. <field>
  18183. <name>ISCm</name>
  18184. <description>CPU(n) semaphore m clear bit</description>
  18185. <bitOffset>0</bitOffset>
  18186. <bitWidth>32</bitWidth>
  18187. </field>
  18188. </fields>
  18189. </register>
  18190. <register>
  18191. <name>C1ISR</name>
  18192. <displayName>C1ISR</displayName>
  18193. <description>HSEM Interrupt status register</description>
  18194. <addressOffset>0x108</addressOffset>
  18195. <size>0x20</size>
  18196. <access>read-only</access>
  18197. <resetValue>0x00000000</resetValue>
  18198. <fields>
  18199. <field>
  18200. <name>ISFm</name>
  18201. <description>CPU(n) semaphore m status bit before enable (mask)</description>
  18202. <bitOffset>0</bitOffset>
  18203. <bitWidth>32</bitWidth>
  18204. </field>
  18205. </fields>
  18206. </register>
  18207. <register>
  18208. <name>C1MISR</name>
  18209. <displayName>C1MISR</displayName>
  18210. <description>HSEM Masked interrupt status register</description>
  18211. <addressOffset>0x10C</addressOffset>
  18212. <size>0x20</size>
  18213. <access>read-only</access>
  18214. <resetValue>0x00000000</resetValue>
  18215. <fields>
  18216. <field>
  18217. <name>MISFm</name>
  18218. <description>masked CPU(n) semaphore m status bit after enable (mask).</description>
  18219. <bitOffset>0</bitOffset>
  18220. <bitWidth>32</bitWidth>
  18221. </field>
  18222. </fields>
  18223. </register>
  18224. <register>
  18225. <name>C2IER0</name>
  18226. <displayName>C2IER0</displayName>
  18227. <description>HSEM Interrupt enable register</description>
  18228. <addressOffset>0x110</addressOffset>
  18229. <size>0x20</size>
  18230. <access>read-write</access>
  18231. <resetValue>0x00000000</resetValue>
  18232. <fields>
  18233. <field>
  18234. <name>ISEm</name>
  18235. <description>CPU(2) semaphore m enable bit.</description>
  18236. <bitOffset>0</bitOffset>
  18237. <bitWidth>32</bitWidth>
  18238. </field>
  18239. </fields>
  18240. </register>
  18241. <register>
  18242. <name>C2ICR</name>
  18243. <displayName>C2ICR</displayName>
  18244. <description>HSEM Interrupt clear register</description>
  18245. <addressOffset>0x114</addressOffset>
  18246. <size>0x20</size>
  18247. <access>read-write</access>
  18248. <resetValue>0x00000000</resetValue>
  18249. <fields>
  18250. <field>
  18251. <name>ISCm</name>
  18252. <description>CPU(2) semaphore m clear bit</description>
  18253. <bitOffset>0</bitOffset>
  18254. <bitWidth>32</bitWidth>
  18255. </field>
  18256. </fields>
  18257. </register>
  18258. <register>
  18259. <name>C2ISR</name>
  18260. <displayName>C2ISR</displayName>
  18261. <description>HSEM Interrupt status register</description>
  18262. <addressOffset>0x118</addressOffset>
  18263. <size>0x20</size>
  18264. <access>read-only</access>
  18265. <resetValue>0x00000000</resetValue>
  18266. <fields>
  18267. <field>
  18268. <name>ISFm</name>
  18269. <description>CPU(2) semaphore m status bit before enable (mask).</description>
  18270. <bitOffset>0</bitOffset>
  18271. <bitWidth>32</bitWidth>
  18272. </field>
  18273. </fields>
  18274. </register>
  18275. <register>
  18276. <name>C2MISR</name>
  18277. <displayName>C2MISR</displayName>
  18278. <description>HSEM Masked interrupt status register</description>
  18279. <addressOffset>0x11C</addressOffset>
  18280. <size>0x20</size>
  18281. <access>read-only</access>
  18282. <resetValue>0x00000000</resetValue>
  18283. <fields>
  18284. <field>
  18285. <name>MISFm</name>
  18286. <description>masked CPU(2) semaphore m status bit after enable (mask).</description>
  18287. <bitOffset>0</bitOffset>
  18288. <bitWidth>32</bitWidth>
  18289. </field>
  18290. </fields>
  18291. </register>
  18292. </registers>
  18293. </peripheral>
  18294. <peripheral>
  18295. <name>ADC</name>
  18296. <description>Analog to Digital Converter instance 1</description>
  18297. <groupName>ADC</groupName>
  18298. <baseAddress>0x50040000</baseAddress>
  18299. <addressBlock>
  18300. <offset>0x0</offset>
  18301. <size>0x400</size>
  18302. <usage>registers</usage>
  18303. </addressBlock>
  18304. <interrupt>
  18305. <name>ADC1</name>
  18306. <description>ADC1 global interrupt</description>
  18307. <value>18</value>
  18308. </interrupt>
  18309. <registers>
  18310. <register>
  18311. <name>ISR</name>
  18312. <displayName>ISR</displayName>
  18313. <description>ADC interrupt and status register</description>
  18314. <addressOffset>0x0</addressOffset>
  18315. <size>0x20</size>
  18316. <access>read-write</access>
  18317. <resetValue>0x00000000</resetValue>
  18318. <fields>
  18319. <field>
  18320. <name>JQOVF</name>
  18321. <description>ADC group injected contexts queue overflow flag</description>
  18322. <bitOffset>10</bitOffset>
  18323. <bitWidth>1</bitWidth>
  18324. </field>
  18325. <field>
  18326. <name>AWD3</name>
  18327. <description>ADC analog watchdog 3 flag</description>
  18328. <bitOffset>9</bitOffset>
  18329. <bitWidth>1</bitWidth>
  18330. </field>
  18331. <field>
  18332. <name>AWD2</name>
  18333. <description>ADC analog watchdog 2 flag</description>
  18334. <bitOffset>8</bitOffset>
  18335. <bitWidth>1</bitWidth>
  18336. </field>
  18337. <field>
  18338. <name>AWD1</name>
  18339. <description>ADC analog watchdog 1 flag</description>
  18340. <bitOffset>7</bitOffset>
  18341. <bitWidth>1</bitWidth>
  18342. </field>
  18343. <field>
  18344. <name>JEOS</name>
  18345. <description>ADC group injected end of sequence conversions flag</description>
  18346. <bitOffset>6</bitOffset>
  18347. <bitWidth>1</bitWidth>
  18348. </field>
  18349. <field>
  18350. <name>JEOC</name>
  18351. <description>ADC group injected end of unitary conversion flag</description>
  18352. <bitOffset>5</bitOffset>
  18353. <bitWidth>1</bitWidth>
  18354. </field>
  18355. <field>
  18356. <name>OVR</name>
  18357. <description>ADC group regular overrun flag</description>
  18358. <bitOffset>4</bitOffset>
  18359. <bitWidth>1</bitWidth>
  18360. </field>
  18361. <field>
  18362. <name>EOS</name>
  18363. <description>ADC group regular end of sequence conversions flag</description>
  18364. <bitOffset>3</bitOffset>
  18365. <bitWidth>1</bitWidth>
  18366. </field>
  18367. <field>
  18368. <name>EOC</name>
  18369. <description>ADC group regular end of unitary conversion flag</description>
  18370. <bitOffset>2</bitOffset>
  18371. <bitWidth>1</bitWidth>
  18372. </field>
  18373. <field>
  18374. <name>EOSMP</name>
  18375. <description>ADC group regular end of sampling flag</description>
  18376. <bitOffset>1</bitOffset>
  18377. <bitWidth>1</bitWidth>
  18378. </field>
  18379. <field>
  18380. <name>ADRDY</name>
  18381. <description>ADC ready flag</description>
  18382. <bitOffset>0</bitOffset>
  18383. <bitWidth>1</bitWidth>
  18384. </field>
  18385. </fields>
  18386. </register>
  18387. <register>
  18388. <name>IER</name>
  18389. <displayName>IER</displayName>
  18390. <description>ADC interrupt enable register</description>
  18391. <addressOffset>0x4</addressOffset>
  18392. <size>0x20</size>
  18393. <access>read-write</access>
  18394. <resetValue>0x00000000</resetValue>
  18395. <fields>
  18396. <field>
  18397. <name>JQOVFIE</name>
  18398. <description>ADC group injected contexts queue overflow interrupt</description>
  18399. <bitOffset>10</bitOffset>
  18400. <bitWidth>1</bitWidth>
  18401. </field>
  18402. <field>
  18403. <name>AWD3IE</name>
  18404. <description>ADC analog watchdog 3 interrupt</description>
  18405. <bitOffset>9</bitOffset>
  18406. <bitWidth>1</bitWidth>
  18407. </field>
  18408. <field>
  18409. <name>AWD2IE</name>
  18410. <description>ADC analog watchdog 2 interrupt</description>
  18411. <bitOffset>8</bitOffset>
  18412. <bitWidth>1</bitWidth>
  18413. </field>
  18414. <field>
  18415. <name>AWD1IE</name>
  18416. <description>ADC analog watchdog 1 interrupt</description>
  18417. <bitOffset>7</bitOffset>
  18418. <bitWidth>1</bitWidth>
  18419. </field>
  18420. <field>
  18421. <name>JEOSIE</name>
  18422. <description>ADC group injected end of sequence conversions interrupt</description>
  18423. <bitOffset>6</bitOffset>
  18424. <bitWidth>1</bitWidth>
  18425. </field>
  18426. <field>
  18427. <name>JEOCIE</name>
  18428. <description>ADC group injected end of unitary conversion interrupt</description>
  18429. <bitOffset>5</bitOffset>
  18430. <bitWidth>1</bitWidth>
  18431. </field>
  18432. <field>
  18433. <name>OVRIE</name>
  18434. <description>ADC group regular overrun interrupt</description>
  18435. <bitOffset>4</bitOffset>
  18436. <bitWidth>1</bitWidth>
  18437. </field>
  18438. <field>
  18439. <name>EOSIE</name>
  18440. <description>ADC group regular end of sequence conversions interrupt</description>
  18441. <bitOffset>3</bitOffset>
  18442. <bitWidth>1</bitWidth>
  18443. </field>
  18444. <field>
  18445. <name>EOCIE</name>
  18446. <description>ADC group regular end of unitary conversion interrupt</description>
  18447. <bitOffset>2</bitOffset>
  18448. <bitWidth>1</bitWidth>
  18449. </field>
  18450. <field>
  18451. <name>EOSMPIE</name>
  18452. <description>ADC group regular end of sampling interrupt</description>
  18453. <bitOffset>1</bitOffset>
  18454. <bitWidth>1</bitWidth>
  18455. </field>
  18456. <field>
  18457. <name>ADRDYIE</name>
  18458. <description>ADC ready interrupt</description>
  18459. <bitOffset>0</bitOffset>
  18460. <bitWidth>1</bitWidth>
  18461. </field>
  18462. </fields>
  18463. </register>
  18464. <register>
  18465. <name>CR</name>
  18466. <displayName>CR</displayName>
  18467. <description>ADC control register</description>
  18468. <addressOffset>0x8</addressOffset>
  18469. <size>0x20</size>
  18470. <access>read-write</access>
  18471. <resetValue>0x00000000</resetValue>
  18472. <fields>
  18473. <field>
  18474. <name>ADCAL</name>
  18475. <description>ADC calibration</description>
  18476. <bitOffset>31</bitOffset>
  18477. <bitWidth>1</bitWidth>
  18478. </field>
  18479. <field>
  18480. <name>ADCALDIF</name>
  18481. <description>ADC differential mode for calibration</description>
  18482. <bitOffset>30</bitOffset>
  18483. <bitWidth>1</bitWidth>
  18484. </field>
  18485. <field>
  18486. <name>DEEPPWD</name>
  18487. <description>ADC deep power down enable</description>
  18488. <bitOffset>29</bitOffset>
  18489. <bitWidth>1</bitWidth>
  18490. </field>
  18491. <field>
  18492. <name>ADVREGEN</name>
  18493. <description>ADC voltage regulator enable</description>
  18494. <bitOffset>28</bitOffset>
  18495. <bitWidth>1</bitWidth>
  18496. </field>
  18497. <field>
  18498. <name>JADSTP</name>
  18499. <description>ADC group injected conversion stop</description>
  18500. <bitOffset>5</bitOffset>
  18501. <bitWidth>1</bitWidth>
  18502. </field>
  18503. <field>
  18504. <name>ADSTP</name>
  18505. <description>ADC group regular conversion stop</description>
  18506. <bitOffset>4</bitOffset>
  18507. <bitWidth>1</bitWidth>
  18508. </field>
  18509. <field>
  18510. <name>JADSTART</name>
  18511. <description>ADC group injected conversion start</description>
  18512. <bitOffset>3</bitOffset>
  18513. <bitWidth>1</bitWidth>
  18514. </field>
  18515. <field>
  18516. <name>ADSTART</name>
  18517. <description>ADC group regular conversion start</description>
  18518. <bitOffset>2</bitOffset>
  18519. <bitWidth>1</bitWidth>
  18520. </field>
  18521. <field>
  18522. <name>ADDIS</name>
  18523. <description>ADC disable</description>
  18524. <bitOffset>1</bitOffset>
  18525. <bitWidth>1</bitWidth>
  18526. </field>
  18527. <field>
  18528. <name>ADEN</name>
  18529. <description>ADC enable</description>
  18530. <bitOffset>0</bitOffset>
  18531. <bitWidth>1</bitWidth>
  18532. </field>
  18533. </fields>
  18534. </register>
  18535. <register>
  18536. <name>CFGR</name>
  18537. <displayName>CFGR</displayName>
  18538. <description>ADC configuration register 1</description>
  18539. <addressOffset>0xC</addressOffset>
  18540. <size>0x20</size>
  18541. <access>read-write</access>
  18542. <resetValue>0x80000000</resetValue>
  18543. <fields>
  18544. <field>
  18545. <name>JQDIS</name>
  18546. <description>ADC group injected contexts queue disable</description>
  18547. <bitOffset>31</bitOffset>
  18548. <bitWidth>1</bitWidth>
  18549. </field>
  18550. <field>
  18551. <name>AWDCH1CH</name>
  18552. <description>ADC analog watchdog 1 monitored channel selection</description>
  18553. <bitOffset>26</bitOffset>
  18554. <bitWidth>5</bitWidth>
  18555. </field>
  18556. <field>
  18557. <name>JAUTO</name>
  18558. <description>ADC group injected automatic trigger mode</description>
  18559. <bitOffset>25</bitOffset>
  18560. <bitWidth>1</bitWidth>
  18561. </field>
  18562. <field>
  18563. <name>JAWD1EN</name>
  18564. <description>ADC analog watchdog 1 enable on scope ADC group injected</description>
  18565. <bitOffset>24</bitOffset>
  18566. <bitWidth>1</bitWidth>
  18567. </field>
  18568. <field>
  18569. <name>AWD1EN</name>
  18570. <description>ADC analog watchdog 1 enable on scope ADC group regular</description>
  18571. <bitOffset>23</bitOffset>
  18572. <bitWidth>1</bitWidth>
  18573. </field>
  18574. <field>
  18575. <name>AWD1SGL</name>
  18576. <description>ADC analog watchdog 1 monitoring a single channel or all channels</description>
  18577. <bitOffset>22</bitOffset>
  18578. <bitWidth>1</bitWidth>
  18579. </field>
  18580. <field>
  18581. <name>JQM</name>
  18582. <description>ADC group injected contexts queue mode</description>
  18583. <bitOffset>21</bitOffset>
  18584. <bitWidth>1</bitWidth>
  18585. </field>
  18586. <field>
  18587. <name>JDISCEN</name>
  18588. <description>ADC group injected sequencer discontinuous mode</description>
  18589. <bitOffset>20</bitOffset>
  18590. <bitWidth>1</bitWidth>
  18591. </field>
  18592. <field>
  18593. <name>DISCNUM</name>
  18594. <description>ADC group regular sequencer discontinuous number of ranks</description>
  18595. <bitOffset>17</bitOffset>
  18596. <bitWidth>3</bitWidth>
  18597. </field>
  18598. <field>
  18599. <name>DISCEN</name>
  18600. <description>ADC group regular sequencer discontinuous mode</description>
  18601. <bitOffset>16</bitOffset>
  18602. <bitWidth>1</bitWidth>
  18603. </field>
  18604. <field>
  18605. <name>AUTDLY</name>
  18606. <description>ADC low power auto wait</description>
  18607. <bitOffset>14</bitOffset>
  18608. <bitWidth>1</bitWidth>
  18609. </field>
  18610. <field>
  18611. <name>CONT</name>
  18612. <description>ADC group regular continuous conversion mode</description>
  18613. <bitOffset>13</bitOffset>
  18614. <bitWidth>1</bitWidth>
  18615. </field>
  18616. <field>
  18617. <name>OVRMOD</name>
  18618. <description>ADC group regular overrun configuration</description>
  18619. <bitOffset>12</bitOffset>
  18620. <bitWidth>1</bitWidth>
  18621. </field>
  18622. <field>
  18623. <name>EXTEN</name>
  18624. <description>ADC group regular external trigger polarity</description>
  18625. <bitOffset>10</bitOffset>
  18626. <bitWidth>2</bitWidth>
  18627. </field>
  18628. <field>
  18629. <name>EXTSEL</name>
  18630. <description>ADC group regular external trigger source</description>
  18631. <bitOffset>6</bitOffset>
  18632. <bitWidth>4</bitWidth>
  18633. </field>
  18634. <field>
  18635. <name>ALIGN</name>
  18636. <description>ADC data alignement</description>
  18637. <bitOffset>5</bitOffset>
  18638. <bitWidth>1</bitWidth>
  18639. </field>
  18640. <field>
  18641. <name>RES</name>
  18642. <description>ADC data resolution</description>
  18643. <bitOffset>3</bitOffset>
  18644. <bitWidth>2</bitWidth>
  18645. </field>
  18646. <field>
  18647. <name>DMACFG</name>
  18648. <description>ADC DMA transfer configuration</description>
  18649. <bitOffset>1</bitOffset>
  18650. <bitWidth>1</bitWidth>
  18651. </field>
  18652. <field>
  18653. <name>DMAEN</name>
  18654. <description>ADC DMA transfer enable</description>
  18655. <bitOffset>0</bitOffset>
  18656. <bitWidth>1</bitWidth>
  18657. </field>
  18658. </fields>
  18659. </register>
  18660. <register>
  18661. <name>CFGR2</name>
  18662. <displayName>CFGR2</displayName>
  18663. <description>ADC configuration register 2</description>
  18664. <addressOffset>0x10</addressOffset>
  18665. <size>0x20</size>
  18666. <access>read-write</access>
  18667. <resetValue>0x00000000</resetValue>
  18668. <fields>
  18669. <field>
  18670. <name>ROVSM</name>
  18671. <description>ADC oversampling mode managing interlaced conversions of ADC group regular and group injected</description>
  18672. <bitOffset>10</bitOffset>
  18673. <bitWidth>1</bitWidth>
  18674. </field>
  18675. <field>
  18676. <name>TOVS</name>
  18677. <description>ADC oversampling discontinuous mode (triggered mode) for ADC group regular</description>
  18678. <bitOffset>9</bitOffset>
  18679. <bitWidth>1</bitWidth>
  18680. </field>
  18681. <field>
  18682. <name>OVSS</name>
  18683. <description>ADC oversampling shift</description>
  18684. <bitOffset>5</bitOffset>
  18685. <bitWidth>4</bitWidth>
  18686. </field>
  18687. <field>
  18688. <name>OVSR</name>
  18689. <description>ADC oversampling ratio</description>
  18690. <bitOffset>2</bitOffset>
  18691. <bitWidth>3</bitWidth>
  18692. </field>
  18693. <field>
  18694. <name>JOVSE</name>
  18695. <description>ADC oversampler enable on scope ADC group injected</description>
  18696. <bitOffset>1</bitOffset>
  18697. <bitWidth>1</bitWidth>
  18698. </field>
  18699. <field>
  18700. <name>ROVSE</name>
  18701. <description>ADC oversampler enable on scope ADC group regular</description>
  18702. <bitOffset>0</bitOffset>
  18703. <bitWidth>1</bitWidth>
  18704. </field>
  18705. </fields>
  18706. </register>
  18707. <register>
  18708. <name>SMPR1</name>
  18709. <displayName>SMPR1</displayName>
  18710. <description>ADC sampling time register 1</description>
  18711. <addressOffset>0x14</addressOffset>
  18712. <size>0x20</size>
  18713. <access>read-write</access>
  18714. <resetValue>0x00000000</resetValue>
  18715. <fields>
  18716. <field>
  18717. <name>SMP9</name>
  18718. <description>ADC channel 9 sampling time selection</description>
  18719. <bitOffset>27</bitOffset>
  18720. <bitWidth>3</bitWidth>
  18721. </field>
  18722. <field>
  18723. <name>SMP8</name>
  18724. <description>ADC channel 8 sampling time selection</description>
  18725. <bitOffset>24</bitOffset>
  18726. <bitWidth>3</bitWidth>
  18727. </field>
  18728. <field>
  18729. <name>SMP7</name>
  18730. <description>ADC channel 7 sampling time selection</description>
  18731. <bitOffset>21</bitOffset>
  18732. <bitWidth>3</bitWidth>
  18733. </field>
  18734. <field>
  18735. <name>SMP6</name>
  18736. <description>ADC channel 6 sampling time selection</description>
  18737. <bitOffset>18</bitOffset>
  18738. <bitWidth>3</bitWidth>
  18739. </field>
  18740. <field>
  18741. <name>SMP5</name>
  18742. <description>ADC channel 5 sampling time selection</description>
  18743. <bitOffset>15</bitOffset>
  18744. <bitWidth>3</bitWidth>
  18745. </field>
  18746. <field>
  18747. <name>SMP4</name>
  18748. <description>ADC channel 4 sampling time selection</description>
  18749. <bitOffset>12</bitOffset>
  18750. <bitWidth>3</bitWidth>
  18751. </field>
  18752. <field>
  18753. <name>SMP3</name>
  18754. <description>ADC channel 3 sampling time selection</description>
  18755. <bitOffset>9</bitOffset>
  18756. <bitWidth>3</bitWidth>
  18757. </field>
  18758. <field>
  18759. <name>SMP2</name>
  18760. <description>ADC channel 2 sampling time selection</description>
  18761. <bitOffset>6</bitOffset>
  18762. <bitWidth>3</bitWidth>
  18763. </field>
  18764. <field>
  18765. <name>SMP1</name>
  18766. <description>ADC channel 1 sampling time selection</description>
  18767. <bitOffset>3</bitOffset>
  18768. <bitWidth>3</bitWidth>
  18769. </field>
  18770. </fields>
  18771. </register>
  18772. <register>
  18773. <name>SMPR2</name>
  18774. <displayName>SMPR2</displayName>
  18775. <description>ADC sampling time register 2</description>
  18776. <addressOffset>0x18</addressOffset>
  18777. <size>0x20</size>
  18778. <access>read-write</access>
  18779. <resetValue>0x00000000</resetValue>
  18780. <fields>
  18781. <field>
  18782. <name>SMP18</name>
  18783. <description>ADC channel 18 sampling time selection</description>
  18784. <bitOffset>24</bitOffset>
  18785. <bitWidth>3</bitWidth>
  18786. </field>
  18787. <field>
  18788. <name>SMP17</name>
  18789. <description>ADC channel 17 sampling time selection</description>
  18790. <bitOffset>21</bitOffset>
  18791. <bitWidth>3</bitWidth>
  18792. </field>
  18793. <field>
  18794. <name>SMP16</name>
  18795. <description>ADC channel 16 sampling time selection</description>
  18796. <bitOffset>18</bitOffset>
  18797. <bitWidth>3</bitWidth>
  18798. </field>
  18799. <field>
  18800. <name>SMP15</name>
  18801. <description>ADC channel 15 sampling time selection</description>
  18802. <bitOffset>15</bitOffset>
  18803. <bitWidth>3</bitWidth>
  18804. </field>
  18805. <field>
  18806. <name>SMP14</name>
  18807. <description>ADC channel 14 sampling time selection</description>
  18808. <bitOffset>12</bitOffset>
  18809. <bitWidth>3</bitWidth>
  18810. </field>
  18811. <field>
  18812. <name>SMP13</name>
  18813. <description>ADC channel 13 sampling time selection</description>
  18814. <bitOffset>9</bitOffset>
  18815. <bitWidth>3</bitWidth>
  18816. </field>
  18817. <field>
  18818. <name>SMP12</name>
  18819. <description>ADC channel 12 sampling time selection</description>
  18820. <bitOffset>6</bitOffset>
  18821. <bitWidth>3</bitWidth>
  18822. </field>
  18823. <field>
  18824. <name>SMP11</name>
  18825. <description>ADC channel 11 sampling time selection</description>
  18826. <bitOffset>3</bitOffset>
  18827. <bitWidth>3</bitWidth>
  18828. </field>
  18829. <field>
  18830. <name>SMP10</name>
  18831. <description>ADC channel 10 sampling time selection</description>
  18832. <bitOffset>0</bitOffset>
  18833. <bitWidth>3</bitWidth>
  18834. </field>
  18835. </fields>
  18836. </register>
  18837. <register>
  18838. <name>TR1</name>
  18839. <displayName>TR1</displayName>
  18840. <description>ADC analog watchdog 1 threshold register</description>
  18841. <addressOffset>0x20</addressOffset>
  18842. <size>0x20</size>
  18843. <access>read-write</access>
  18844. <resetValue>0x0FFF0000</resetValue>
  18845. <fields>
  18846. <field>
  18847. <name>HT1</name>
  18848. <description>ADC analog watchdog 1 threshold high</description>
  18849. <bitOffset>16</bitOffset>
  18850. <bitWidth>12</bitWidth>
  18851. </field>
  18852. <field>
  18853. <name>LT1</name>
  18854. <description>ADC analog watchdog 1 threshold low</description>
  18855. <bitOffset>0</bitOffset>
  18856. <bitWidth>12</bitWidth>
  18857. </field>
  18858. </fields>
  18859. </register>
  18860. <register>
  18861. <name>TR2</name>
  18862. <displayName>TR2</displayName>
  18863. <description>ADC analog watchdog 2 threshold register</description>
  18864. <addressOffset>0x24</addressOffset>
  18865. <size>0x20</size>
  18866. <access>read-write</access>
  18867. <resetValue>0x0FFF0000</resetValue>
  18868. <fields>
  18869. <field>
  18870. <name>HT2</name>
  18871. <description>ADC analog watchdog 2 threshold high</description>
  18872. <bitOffset>16</bitOffset>
  18873. <bitWidth>8</bitWidth>
  18874. </field>
  18875. <field>
  18876. <name>LT2</name>
  18877. <description>ADC analog watchdog 2 threshold low</description>
  18878. <bitOffset>0</bitOffset>
  18879. <bitWidth>8</bitWidth>
  18880. </field>
  18881. </fields>
  18882. </register>
  18883. <register>
  18884. <name>TR3</name>
  18885. <displayName>TR3</displayName>
  18886. <description>ADC analog watchdog 3 threshold register</description>
  18887. <addressOffset>0x28</addressOffset>
  18888. <size>0x20</size>
  18889. <access>read-write</access>
  18890. <resetValue>0x0FFF0000</resetValue>
  18891. <fields>
  18892. <field>
  18893. <name>HT3</name>
  18894. <description>ADC analog watchdog 3 threshold high</description>
  18895. <bitOffset>16</bitOffset>
  18896. <bitWidth>8</bitWidth>
  18897. </field>
  18898. <field>
  18899. <name>LT3</name>
  18900. <description>ADC analog watchdog 3 threshold low</description>
  18901. <bitOffset>0</bitOffset>
  18902. <bitWidth>8</bitWidth>
  18903. </field>
  18904. </fields>
  18905. </register>
  18906. <register>
  18907. <name>SQR1</name>
  18908. <displayName>SQR1</displayName>
  18909. <description>ADC group regular sequencer ranks register 1</description>
  18910. <addressOffset>0x30</addressOffset>
  18911. <size>0x20</size>
  18912. <access>read-write</access>
  18913. <resetValue>0x00000000</resetValue>
  18914. <fields>
  18915. <field>
  18916. <name>SQ4</name>
  18917. <description>ADC group regular sequencer rank 4</description>
  18918. <bitOffset>24</bitOffset>
  18919. <bitWidth>5</bitWidth>
  18920. </field>
  18921. <field>
  18922. <name>SQ3</name>
  18923. <description>ADC group regular sequencer rank 3</description>
  18924. <bitOffset>18</bitOffset>
  18925. <bitWidth>5</bitWidth>
  18926. </field>
  18927. <field>
  18928. <name>SQ2</name>
  18929. <description>ADC group regular sequencer rank 2</description>
  18930. <bitOffset>12</bitOffset>
  18931. <bitWidth>5</bitWidth>
  18932. </field>
  18933. <field>
  18934. <name>SQ1</name>
  18935. <description>ADC group regular sequencer rank 1</description>
  18936. <bitOffset>6</bitOffset>
  18937. <bitWidth>5</bitWidth>
  18938. </field>
  18939. <field>
  18940. <name>L3</name>
  18941. <description>L3</description>
  18942. <bitOffset>0</bitOffset>
  18943. <bitWidth>4</bitWidth>
  18944. </field>
  18945. </fields>
  18946. </register>
  18947. <register>
  18948. <name>SQR2</name>
  18949. <displayName>SQR2</displayName>
  18950. <description>ADC group regular sequencer ranks register 2</description>
  18951. <addressOffset>0x34</addressOffset>
  18952. <size>0x20</size>
  18953. <access>read-write</access>
  18954. <resetValue>0x00000000</resetValue>
  18955. <fields>
  18956. <field>
  18957. <name>SQ9</name>
  18958. <description>ADC group regular sequencer rank 9</description>
  18959. <bitOffset>24</bitOffset>
  18960. <bitWidth>5</bitWidth>
  18961. </field>
  18962. <field>
  18963. <name>SQ8</name>
  18964. <description>ADC group regular sequencer rank 8</description>
  18965. <bitOffset>18</bitOffset>
  18966. <bitWidth>5</bitWidth>
  18967. </field>
  18968. <field>
  18969. <name>SQ7</name>
  18970. <description>ADC group regular sequencer rank 7</description>
  18971. <bitOffset>12</bitOffset>
  18972. <bitWidth>5</bitWidth>
  18973. </field>
  18974. <field>
  18975. <name>SQ6</name>
  18976. <description>ADC group regular sequencer rank 6</description>
  18977. <bitOffset>6</bitOffset>
  18978. <bitWidth>5</bitWidth>
  18979. </field>
  18980. <field>
  18981. <name>SQ5</name>
  18982. <description>ADC group regular sequencer rank 5</description>
  18983. <bitOffset>0</bitOffset>
  18984. <bitWidth>5</bitWidth>
  18985. </field>
  18986. </fields>
  18987. </register>
  18988. <register>
  18989. <name>SQR3</name>
  18990. <displayName>SQR3</displayName>
  18991. <description>ADC group regular sequencer ranks register 3</description>
  18992. <addressOffset>0x38</addressOffset>
  18993. <size>0x20</size>
  18994. <access>read-write</access>
  18995. <resetValue>0x00000000</resetValue>
  18996. <fields>
  18997. <field>
  18998. <name>SQ14</name>
  18999. <description>ADC group regular sequencer rank 14</description>
  19000. <bitOffset>24</bitOffset>
  19001. <bitWidth>5</bitWidth>
  19002. </field>
  19003. <field>
  19004. <name>SQ13</name>
  19005. <description>ADC group regular sequencer rank 13</description>
  19006. <bitOffset>18</bitOffset>
  19007. <bitWidth>5</bitWidth>
  19008. </field>
  19009. <field>
  19010. <name>SQ12</name>
  19011. <description>ADC group regular sequencer rank 12</description>
  19012. <bitOffset>12</bitOffset>
  19013. <bitWidth>5</bitWidth>
  19014. </field>
  19015. <field>
  19016. <name>SQ11</name>
  19017. <description>ADC group regular sequencer rank 11</description>
  19018. <bitOffset>6</bitOffset>
  19019. <bitWidth>5</bitWidth>
  19020. </field>
  19021. <field>
  19022. <name>SQ10</name>
  19023. <description>ADC group regular sequencer rank 10</description>
  19024. <bitOffset>0</bitOffset>
  19025. <bitWidth>5</bitWidth>
  19026. </field>
  19027. </fields>
  19028. </register>
  19029. <register>
  19030. <name>SQR4</name>
  19031. <displayName>SQR4</displayName>
  19032. <description>ADC group regular sequencer ranks register 4</description>
  19033. <addressOffset>0x3C</addressOffset>
  19034. <size>0x20</size>
  19035. <access>read-write</access>
  19036. <resetValue>0x00000000</resetValue>
  19037. <fields>
  19038. <field>
  19039. <name>SQ16</name>
  19040. <description>ADC group regular sequencer rank 16</description>
  19041. <bitOffset>6</bitOffset>
  19042. <bitWidth>5</bitWidth>
  19043. </field>
  19044. <field>
  19045. <name>SQ15</name>
  19046. <description>ADC group regular sequencer rank 15</description>
  19047. <bitOffset>0</bitOffset>
  19048. <bitWidth>5</bitWidth>
  19049. </field>
  19050. </fields>
  19051. </register>
  19052. <register>
  19053. <name>DR</name>
  19054. <displayName>DR</displayName>
  19055. <description>ADC group regular conversion data register</description>
  19056. <addressOffset>0x40</addressOffset>
  19057. <size>0x20</size>
  19058. <resetValue>0x00000000</resetValue>
  19059. <fields>
  19060. <field>
  19061. <name>RDATA_0_6</name>
  19062. <description>Regular Data converted 0_6</description>
  19063. <bitOffset>0</bitOffset>
  19064. <bitWidth>6</bitWidth>
  19065. <access>read-write</access>
  19066. </field>
  19067. <field>
  19068. <name>RDATA_7_15</name>
  19069. <description>15</description>
  19070. <bitOffset>7</bitOffset>
  19071. <bitWidth>9</bitWidth>
  19072. <access>read-only</access>
  19073. </field>
  19074. </fields>
  19075. </register>
  19076. <register>
  19077. <name>JSQR</name>
  19078. <displayName>JSQR</displayName>
  19079. <description>ADC group injected sequencer register</description>
  19080. <addressOffset>0x4C</addressOffset>
  19081. <size>0x20</size>
  19082. <access>read-write</access>
  19083. <resetValue>0x00000000</resetValue>
  19084. <fields>
  19085. <field>
  19086. <name>JSQ4</name>
  19087. <description>ADC group injected sequencer rank 4</description>
  19088. <bitOffset>26</bitOffset>
  19089. <bitWidth>5</bitWidth>
  19090. </field>
  19091. <field>
  19092. <name>JSQ3</name>
  19093. <description>ADC group injected sequencer rank 3</description>
  19094. <bitOffset>20</bitOffset>
  19095. <bitWidth>5</bitWidth>
  19096. </field>
  19097. <field>
  19098. <name>JSQ2</name>
  19099. <description>ADC group injected sequencer rank 2</description>
  19100. <bitOffset>14</bitOffset>
  19101. <bitWidth>5</bitWidth>
  19102. </field>
  19103. <field>
  19104. <name>JSQ1</name>
  19105. <description>ADC group injected sequencer rank 1</description>
  19106. <bitOffset>8</bitOffset>
  19107. <bitWidth>5</bitWidth>
  19108. </field>
  19109. <field>
  19110. <name>JEXTEN</name>
  19111. <description>ADC group injected external trigger polarity</description>
  19112. <bitOffset>6</bitOffset>
  19113. <bitWidth>2</bitWidth>
  19114. </field>
  19115. <field>
  19116. <name>JEXTSEL</name>
  19117. <description>ADC group injected external trigger source</description>
  19118. <bitOffset>2</bitOffset>
  19119. <bitWidth>4</bitWidth>
  19120. </field>
  19121. <field>
  19122. <name>JL</name>
  19123. <description>ADC group injected sequencer scan length</description>
  19124. <bitOffset>0</bitOffset>
  19125. <bitWidth>2</bitWidth>
  19126. </field>
  19127. </fields>
  19128. </register>
  19129. <register>
  19130. <name>OFR1</name>
  19131. <displayName>OFR1</displayName>
  19132. <description>ADC offset number 1 register</description>
  19133. <addressOffset>0x60</addressOffset>
  19134. <size>0x20</size>
  19135. <access>read-write</access>
  19136. <resetValue>0x00000000</resetValue>
  19137. <fields>
  19138. <field>
  19139. <name>OFFSET1_EN</name>
  19140. <description>ADC offset number 1 enable</description>
  19141. <bitOffset>31</bitOffset>
  19142. <bitWidth>1</bitWidth>
  19143. </field>
  19144. <field>
  19145. <name>OFFSET1_CH</name>
  19146. <description>ADC offset number 1 channel selection</description>
  19147. <bitOffset>26</bitOffset>
  19148. <bitWidth>5</bitWidth>
  19149. </field>
  19150. <field>
  19151. <name>OFFSET1</name>
  19152. <description>ADC offset number 1 offset level</description>
  19153. <bitOffset>0</bitOffset>
  19154. <bitWidth>12</bitWidth>
  19155. </field>
  19156. </fields>
  19157. </register>
  19158. <register>
  19159. <name>OFR2</name>
  19160. <displayName>OFR2</displayName>
  19161. <description>ADC offset number 2 register</description>
  19162. <addressOffset>0x64</addressOffset>
  19163. <size>0x20</size>
  19164. <access>read-write</access>
  19165. <resetValue>0x00000000</resetValue>
  19166. <fields>
  19167. <field>
  19168. <name>OFFSET2_EN</name>
  19169. <description>ADC offset number 2 enable</description>
  19170. <bitOffset>31</bitOffset>
  19171. <bitWidth>1</bitWidth>
  19172. </field>
  19173. <field>
  19174. <name>OFFSET2_CH</name>
  19175. <description>ADC offset number 2 channel selection</description>
  19176. <bitOffset>26</bitOffset>
  19177. <bitWidth>5</bitWidth>
  19178. </field>
  19179. <field>
  19180. <name>OFFSET2</name>
  19181. <description>ADC offset number 2 offset level</description>
  19182. <bitOffset>0</bitOffset>
  19183. <bitWidth>12</bitWidth>
  19184. </field>
  19185. </fields>
  19186. </register>
  19187. <register>
  19188. <name>OFR3</name>
  19189. <displayName>OFR3</displayName>
  19190. <description>ADC offset number 3 register</description>
  19191. <addressOffset>0x68</addressOffset>
  19192. <size>0x20</size>
  19193. <access>read-write</access>
  19194. <resetValue>0x00000000</resetValue>
  19195. <fields>
  19196. <field>
  19197. <name>OFFSET3_EN</name>
  19198. <description>ADC offset number 3 enable</description>
  19199. <bitOffset>31</bitOffset>
  19200. <bitWidth>1</bitWidth>
  19201. </field>
  19202. <field>
  19203. <name>OFFSET3_CH</name>
  19204. <description>ADC offset number 3 channel selection</description>
  19205. <bitOffset>26</bitOffset>
  19206. <bitWidth>5</bitWidth>
  19207. </field>
  19208. <field>
  19209. <name>OFFSET3</name>
  19210. <description>ADC offset number 3 offset level</description>
  19211. <bitOffset>0</bitOffset>
  19212. <bitWidth>12</bitWidth>
  19213. </field>
  19214. </fields>
  19215. </register>
  19216. <register>
  19217. <name>OFR4</name>
  19218. <displayName>OFR4</displayName>
  19219. <description>ADC offset number 4 register</description>
  19220. <addressOffset>0x6C</addressOffset>
  19221. <size>0x20</size>
  19222. <access>read-write</access>
  19223. <resetValue>0x00000000</resetValue>
  19224. <fields>
  19225. <field>
  19226. <name>OFFSET4_EN</name>
  19227. <description>ADC offset number 4 enable</description>
  19228. <bitOffset>31</bitOffset>
  19229. <bitWidth>1</bitWidth>
  19230. </field>
  19231. <field>
  19232. <name>OFFSET4_CH</name>
  19233. <description>ADC offset number 4 channel selection</description>
  19234. <bitOffset>26</bitOffset>
  19235. <bitWidth>5</bitWidth>
  19236. </field>
  19237. <field>
  19238. <name>OFFSET4</name>
  19239. <description>ADC offset number 4 offset level</description>
  19240. <bitOffset>0</bitOffset>
  19241. <bitWidth>12</bitWidth>
  19242. </field>
  19243. </fields>
  19244. </register>
  19245. <register>
  19246. <name>JDR1</name>
  19247. <displayName>JDR1</displayName>
  19248. <description>ADC group injected sequencer rank 1 register</description>
  19249. <addressOffset>0x80</addressOffset>
  19250. <size>0x20</size>
  19251. <access>read-only</access>
  19252. <resetValue>0x00000000</resetValue>
  19253. <fields>
  19254. <field>
  19255. <name>JDATA1</name>
  19256. <description>ADC group injected sequencer rank 1 conversion data</description>
  19257. <bitOffset>0</bitOffset>
  19258. <bitWidth>16</bitWidth>
  19259. </field>
  19260. </fields>
  19261. </register>
  19262. <register>
  19263. <name>JDR2</name>
  19264. <displayName>JDR2</displayName>
  19265. <description>ADC group injected sequencer rank 2 register</description>
  19266. <addressOffset>0x84</addressOffset>
  19267. <size>0x20</size>
  19268. <access>read-only</access>
  19269. <resetValue>0x00000000</resetValue>
  19270. <fields>
  19271. <field>
  19272. <name>JDATA2</name>
  19273. <description>ADC group injected sequencer rank 2 conversion data</description>
  19274. <bitOffset>0</bitOffset>
  19275. <bitWidth>16</bitWidth>
  19276. </field>
  19277. </fields>
  19278. </register>
  19279. <register>
  19280. <name>JDR3</name>
  19281. <displayName>JDR3</displayName>
  19282. <description>ADC group injected sequencer rank 3 register</description>
  19283. <addressOffset>0x88</addressOffset>
  19284. <size>0x20</size>
  19285. <access>read-only</access>
  19286. <resetValue>0x00000000</resetValue>
  19287. <fields>
  19288. <field>
  19289. <name>JDATA3</name>
  19290. <description>ADC group injected sequencer rank 3 conversion data</description>
  19291. <bitOffset>0</bitOffset>
  19292. <bitWidth>16</bitWidth>
  19293. </field>
  19294. </fields>
  19295. </register>
  19296. <register>
  19297. <name>JDR4</name>
  19298. <displayName>JDR4</displayName>
  19299. <description>ADC group injected sequencer rank 4 register</description>
  19300. <addressOffset>0x8C</addressOffset>
  19301. <size>0x20</size>
  19302. <access>read-only</access>
  19303. <resetValue>0x00000000</resetValue>
  19304. <fields>
  19305. <field>
  19306. <name>JDATA4</name>
  19307. <description>ADC group injected sequencer rank 4 conversion data</description>
  19308. <bitOffset>0</bitOffset>
  19309. <bitWidth>16</bitWidth>
  19310. </field>
  19311. </fields>
  19312. </register>
  19313. <register>
  19314. <name>AWD2CR</name>
  19315. <displayName>AWD2CR</displayName>
  19316. <description>ADC analog watchdog 2 configuration register</description>
  19317. <addressOffset>0xA0</addressOffset>
  19318. <size>0x20</size>
  19319. <access>read-write</access>
  19320. <resetValue>0x00000000</resetValue>
  19321. <fields>
  19322. <field>
  19323. <name>AWD2CH</name>
  19324. <description>ADC analog watchdog 2 monitored channel selection</description>
  19325. <bitOffset>0</bitOffset>
  19326. <bitWidth>19</bitWidth>
  19327. </field>
  19328. </fields>
  19329. </register>
  19330. <register>
  19331. <name>AWD3CR</name>
  19332. <displayName>AWD3CR</displayName>
  19333. <description>ADC analog watchdog 3 configuration register</description>
  19334. <addressOffset>0xA4</addressOffset>
  19335. <size>0x20</size>
  19336. <access>read-write</access>
  19337. <resetValue>0x00000000</resetValue>
  19338. <fields>
  19339. <field>
  19340. <name>AWD3CH</name>
  19341. <description>ADC analog watchdog 3 monitored channel selection</description>
  19342. <bitOffset>0</bitOffset>
  19343. <bitWidth>19</bitWidth>
  19344. </field>
  19345. </fields>
  19346. </register>
  19347. <register>
  19348. <name>DIFSEL</name>
  19349. <displayName>DIFSEL</displayName>
  19350. <description>ADC channel differential or single-ended mode selection register</description>
  19351. <addressOffset>0xB0</addressOffset>
  19352. <size>0x20</size>
  19353. <resetValue>0x00000000</resetValue>
  19354. <fields>
  19355. <field>
  19356. <name>DIFSEL_0</name>
  19357. <description>ADC channel differential or single-ended mode for channel 0</description>
  19358. <bitOffset>0</bitOffset>
  19359. <bitWidth>1</bitWidth>
  19360. <access>read-only</access>
  19361. </field>
  19362. <field>
  19363. <name>DIFSEL_1_15</name>
  19364. <description>ADC channel differential or single-ended mode for channels 1 to 15</description>
  19365. <bitOffset>1</bitOffset>
  19366. <bitWidth>15</bitWidth>
  19367. <access>read-write</access>
  19368. </field>
  19369. <field>
  19370. <name>DIFSEL_16_18</name>
  19371. <description>ADC channel differential or single-ended mode for channels 18 to 16</description>
  19372. <bitOffset>16</bitOffset>
  19373. <bitWidth>3</bitWidth>
  19374. <access>read-only</access>
  19375. </field>
  19376. </fields>
  19377. </register>
  19378. <register>
  19379. <name>CALFACT</name>
  19380. <displayName>CALFACT</displayName>
  19381. <description>ADC calibration factors register</description>
  19382. <addressOffset>0xB4</addressOffset>
  19383. <size>0x20</size>
  19384. <access>read-write</access>
  19385. <resetValue>0x00000000</resetValue>
  19386. <fields>
  19387. <field>
  19388. <name>CALFACT_D</name>
  19389. <description>ADC calibration factor in differential mode</description>
  19390. <bitOffset>16</bitOffset>
  19391. <bitWidth>7</bitWidth>
  19392. </field>
  19393. <field>
  19394. <name>CALFACT_S</name>
  19395. <description>ADC calibration factor in single-ended mode</description>
  19396. <bitOffset>0</bitOffset>
  19397. <bitWidth>7</bitWidth>
  19398. </field>
  19399. </fields>
  19400. </register>
  19401. <register>
  19402. <name>CCR</name>
  19403. <displayName>CCR</displayName>
  19404. <description>ADC common control register</description>
  19405. <addressOffset>0x308</addressOffset>
  19406. <size>0x20</size>
  19407. <access>read-write</access>
  19408. <resetValue>0x00000000</resetValue>
  19409. <fields>
  19410. <field>
  19411. <name>VBATEN</name>
  19412. <description>VBAT enable</description>
  19413. <bitOffset>24</bitOffset>
  19414. <bitWidth>1</bitWidth>
  19415. </field>
  19416. <field>
  19417. <name>TSEN</name>
  19418. <description>Temperature sensor enable</description>
  19419. <bitOffset>23</bitOffset>
  19420. <bitWidth>1</bitWidth>
  19421. </field>
  19422. <field>
  19423. <name>VREFEN</name>
  19424. <description>VREFEN</description>
  19425. <bitOffset>22</bitOffset>
  19426. <bitWidth>1</bitWidth>
  19427. </field>
  19428. <field>
  19429. <name>PRESC</name>
  19430. <description>ADC prescaler</description>
  19431. <bitOffset>18</bitOffset>
  19432. <bitWidth>4</bitWidth>
  19433. </field>
  19434. <field>
  19435. <name>CKMODE</name>
  19436. <description>ADC clock mode</description>
  19437. <bitOffset>16</bitOffset>
  19438. <bitWidth>2</bitWidth>
  19439. </field>
  19440. </fields>
  19441. </register>
  19442. </registers>
  19443. </peripheral>
  19444. <peripheral>
  19445. <name>GPIOA</name>
  19446. <description>General-purpose I/Os</description>
  19447. <groupName>GPIO</groupName>
  19448. <baseAddress>0x48000000</baseAddress>
  19449. <addressBlock>
  19450. <offset>0x0</offset>
  19451. <size>0x400</size>
  19452. <usage>registers</usage>
  19453. </addressBlock>
  19454. <registers>
  19455. <register>
  19456. <name>MODER</name>
  19457. <displayName>MODER</displayName>
  19458. <description>GPIO port mode register</description>
  19459. <addressOffset>0x0</addressOffset>
  19460. <size>0x20</size>
  19461. <access>read-write</access>
  19462. <resetValue>0xABFFFFFF</resetValue>
  19463. <fields>
  19464. <field>
  19465. <name>MODER15</name>
  19466. <description>Port x configuration bits (y = 0..15)</description>
  19467. <bitOffset>30</bitOffset>
  19468. <bitWidth>2</bitWidth>
  19469. </field>
  19470. <field>
  19471. <name>MODER14</name>
  19472. <description>Port x configuration bits (y = 0..15)</description>
  19473. <bitOffset>28</bitOffset>
  19474. <bitWidth>2</bitWidth>
  19475. </field>
  19476. <field>
  19477. <name>MODER13</name>
  19478. <description>Port x configuration bits (y = 0..15)</description>
  19479. <bitOffset>26</bitOffset>
  19480. <bitWidth>2</bitWidth>
  19481. </field>
  19482. <field>
  19483. <name>MODER12</name>
  19484. <description>Port x configuration bits (y = 0..15)</description>
  19485. <bitOffset>24</bitOffset>
  19486. <bitWidth>2</bitWidth>
  19487. </field>
  19488. <field>
  19489. <name>MODER11</name>
  19490. <description>Port x configuration bits (y = 0..15)</description>
  19491. <bitOffset>22</bitOffset>
  19492. <bitWidth>2</bitWidth>
  19493. </field>
  19494. <field>
  19495. <name>MODER10</name>
  19496. <description>Port x configuration bits (y = 0..15)</description>
  19497. <bitOffset>20</bitOffset>
  19498. <bitWidth>2</bitWidth>
  19499. </field>
  19500. <field>
  19501. <name>MODER9</name>
  19502. <description>Port x configuration bits (y = 0..15)</description>
  19503. <bitOffset>18</bitOffset>
  19504. <bitWidth>2</bitWidth>
  19505. </field>
  19506. <field>
  19507. <name>MODER8</name>
  19508. <description>Port x configuration bits (y = 0..15)</description>
  19509. <bitOffset>16</bitOffset>
  19510. <bitWidth>2</bitWidth>
  19511. </field>
  19512. <field>
  19513. <name>MODER7</name>
  19514. <description>Port x configuration bits (y = 0..15)</description>
  19515. <bitOffset>14</bitOffset>
  19516. <bitWidth>2</bitWidth>
  19517. </field>
  19518. <field>
  19519. <name>MODER6</name>
  19520. <description>Port x configuration bits (y = 0..15)</description>
  19521. <bitOffset>12</bitOffset>
  19522. <bitWidth>2</bitWidth>
  19523. </field>
  19524. <field>
  19525. <name>MODER5</name>
  19526. <description>Port x configuration bits (y = 0..15)</description>
  19527. <bitOffset>10</bitOffset>
  19528. <bitWidth>2</bitWidth>
  19529. </field>
  19530. <field>
  19531. <name>MODER4</name>
  19532. <description>Port x configuration bits (y = 0..15)</description>
  19533. <bitOffset>8</bitOffset>
  19534. <bitWidth>2</bitWidth>
  19535. </field>
  19536. <field>
  19537. <name>MODER3</name>
  19538. <description>Port x configuration bits (y = 0..15)</description>
  19539. <bitOffset>6</bitOffset>
  19540. <bitWidth>2</bitWidth>
  19541. </field>
  19542. <field>
  19543. <name>MODER2</name>
  19544. <description>Port x configuration bits (y = 0..15)</description>
  19545. <bitOffset>4</bitOffset>
  19546. <bitWidth>2</bitWidth>
  19547. </field>
  19548. <field>
  19549. <name>MODER1</name>
  19550. <description>Port x configuration bits (y = 0..15)</description>
  19551. <bitOffset>2</bitOffset>
  19552. <bitWidth>2</bitWidth>
  19553. </field>
  19554. <field>
  19555. <name>MODER0</name>
  19556. <description>Port x configuration bits (y = 0..15)</description>
  19557. <bitOffset>0</bitOffset>
  19558. <bitWidth>2</bitWidth>
  19559. </field>
  19560. </fields>
  19561. </register>
  19562. <register>
  19563. <name>OTYPER</name>
  19564. <displayName>OTYPER</displayName>
  19565. <description>GPIO port output type register</description>
  19566. <addressOffset>0x4</addressOffset>
  19567. <size>0x20</size>
  19568. <access>read-write</access>
  19569. <resetValue>0x00000000</resetValue>
  19570. <fields>
  19571. <field>
  19572. <name>OT15</name>
  19573. <description>Port x configuration bits (y = 0..15)</description>
  19574. <bitOffset>15</bitOffset>
  19575. <bitWidth>1</bitWidth>
  19576. </field>
  19577. <field>
  19578. <name>OT14</name>
  19579. <description>Port x configuration bits (y = 0..15)</description>
  19580. <bitOffset>14</bitOffset>
  19581. <bitWidth>1</bitWidth>
  19582. </field>
  19583. <field>
  19584. <name>OT13</name>
  19585. <description>Port x configuration bits (y = 0..15)</description>
  19586. <bitOffset>13</bitOffset>
  19587. <bitWidth>1</bitWidth>
  19588. </field>
  19589. <field>
  19590. <name>OT12</name>
  19591. <description>Port x configuration bits (y = 0..15)</description>
  19592. <bitOffset>12</bitOffset>
  19593. <bitWidth>1</bitWidth>
  19594. </field>
  19595. <field>
  19596. <name>OT11</name>
  19597. <description>Port x configuration bits (y = 0..15)</description>
  19598. <bitOffset>11</bitOffset>
  19599. <bitWidth>1</bitWidth>
  19600. </field>
  19601. <field>
  19602. <name>OT10</name>
  19603. <description>Port x configuration bits (y = 0..15)</description>
  19604. <bitOffset>10</bitOffset>
  19605. <bitWidth>1</bitWidth>
  19606. </field>
  19607. <field>
  19608. <name>OT9</name>
  19609. <description>Port x configuration bits (y = 0..15)</description>
  19610. <bitOffset>9</bitOffset>
  19611. <bitWidth>1</bitWidth>
  19612. </field>
  19613. <field>
  19614. <name>OT8</name>
  19615. <description>Port x configuration bits (y = 0..15)</description>
  19616. <bitOffset>8</bitOffset>
  19617. <bitWidth>1</bitWidth>
  19618. </field>
  19619. <field>
  19620. <name>OT7</name>
  19621. <description>Port x configuration bits (y = 0..15)</description>
  19622. <bitOffset>7</bitOffset>
  19623. <bitWidth>1</bitWidth>
  19624. </field>
  19625. <field>
  19626. <name>OT6</name>
  19627. <description>Port x configuration bits (y = 0..15)</description>
  19628. <bitOffset>6</bitOffset>
  19629. <bitWidth>1</bitWidth>
  19630. </field>
  19631. <field>
  19632. <name>OT5</name>
  19633. <description>Port x configuration bits (y = 0..15)</description>
  19634. <bitOffset>5</bitOffset>
  19635. <bitWidth>1</bitWidth>
  19636. </field>
  19637. <field>
  19638. <name>OT4</name>
  19639. <description>Port x configuration bits (y = 0..15)</description>
  19640. <bitOffset>4</bitOffset>
  19641. <bitWidth>1</bitWidth>
  19642. </field>
  19643. <field>
  19644. <name>OT3</name>
  19645. <description>Port x configuration bits (y = 0..15)</description>
  19646. <bitOffset>3</bitOffset>
  19647. <bitWidth>1</bitWidth>
  19648. </field>
  19649. <field>
  19650. <name>OT2</name>
  19651. <description>Port x configuration bits (y = 0..15)</description>
  19652. <bitOffset>2</bitOffset>
  19653. <bitWidth>1</bitWidth>
  19654. </field>
  19655. <field>
  19656. <name>OT1</name>
  19657. <description>Port x configuration bits (y = 0..15)</description>
  19658. <bitOffset>1</bitOffset>
  19659. <bitWidth>1</bitWidth>
  19660. </field>
  19661. <field>
  19662. <name>OT0</name>
  19663. <description>Port x configuration bits (y = 0..15)</description>
  19664. <bitOffset>0</bitOffset>
  19665. <bitWidth>1</bitWidth>
  19666. </field>
  19667. </fields>
  19668. </register>
  19669. <register>
  19670. <name>OSPEEDR</name>
  19671. <displayName>OSPEEDR</displayName>
  19672. <description>GPIO port output speed register</description>
  19673. <addressOffset>0x8</addressOffset>
  19674. <size>0x20</size>
  19675. <access>read-write</access>
  19676. <resetValue>0x0C000000</resetValue>
  19677. <fields>
  19678. <field>
  19679. <name>OSPEEDR15</name>
  19680. <description>Port x configuration bits (y = 0..15)</description>
  19681. <bitOffset>30</bitOffset>
  19682. <bitWidth>2</bitWidth>
  19683. </field>
  19684. <field>
  19685. <name>OSPEEDR14</name>
  19686. <description>Port x configuration bits (y = 0..15)</description>
  19687. <bitOffset>28</bitOffset>
  19688. <bitWidth>2</bitWidth>
  19689. </field>
  19690. <field>
  19691. <name>OSPEEDR13</name>
  19692. <description>Port x configuration bits (y = 0..15)</description>
  19693. <bitOffset>26</bitOffset>
  19694. <bitWidth>2</bitWidth>
  19695. </field>
  19696. <field>
  19697. <name>OSPEEDR12</name>
  19698. <description>Port x configuration bits (y = 0..15)</description>
  19699. <bitOffset>24</bitOffset>
  19700. <bitWidth>2</bitWidth>
  19701. </field>
  19702. <field>
  19703. <name>OSPEEDR11</name>
  19704. <description>Port x configuration bits (y = 0..15)</description>
  19705. <bitOffset>22</bitOffset>
  19706. <bitWidth>2</bitWidth>
  19707. </field>
  19708. <field>
  19709. <name>OSPEEDR10</name>
  19710. <description>Port x configuration bits (y = 0..15)</description>
  19711. <bitOffset>20</bitOffset>
  19712. <bitWidth>2</bitWidth>
  19713. </field>
  19714. <field>
  19715. <name>OSPEEDR9</name>
  19716. <description>Port x configuration bits (y = 0..15)</description>
  19717. <bitOffset>18</bitOffset>
  19718. <bitWidth>2</bitWidth>
  19719. </field>
  19720. <field>
  19721. <name>OSPEEDR8</name>
  19722. <description>Port x configuration bits (y = 0..15)</description>
  19723. <bitOffset>16</bitOffset>
  19724. <bitWidth>2</bitWidth>
  19725. </field>
  19726. <field>
  19727. <name>OSPEEDR7</name>
  19728. <description>Port x configuration bits (y = 0..15)</description>
  19729. <bitOffset>14</bitOffset>
  19730. <bitWidth>2</bitWidth>
  19731. </field>
  19732. <field>
  19733. <name>OSPEEDR6</name>
  19734. <description>Port x configuration bits (y = 0..15)</description>
  19735. <bitOffset>12</bitOffset>
  19736. <bitWidth>2</bitWidth>
  19737. </field>
  19738. <field>
  19739. <name>OSPEEDR5</name>
  19740. <description>Port x configuration bits (y = 0..15)</description>
  19741. <bitOffset>10</bitOffset>
  19742. <bitWidth>2</bitWidth>
  19743. </field>
  19744. <field>
  19745. <name>OSPEEDR4</name>
  19746. <description>Port x configuration bits (y = 0..15)</description>
  19747. <bitOffset>8</bitOffset>
  19748. <bitWidth>2</bitWidth>
  19749. </field>
  19750. <field>
  19751. <name>OSPEEDR3</name>
  19752. <description>Port x configuration bits (y = 0..15)</description>
  19753. <bitOffset>6</bitOffset>
  19754. <bitWidth>2</bitWidth>
  19755. </field>
  19756. <field>
  19757. <name>OSPEEDR2</name>
  19758. <description>Port x configuration bits (y = 0..15)</description>
  19759. <bitOffset>4</bitOffset>
  19760. <bitWidth>2</bitWidth>
  19761. </field>
  19762. <field>
  19763. <name>OSPEEDR1</name>
  19764. <description>Port x configuration bits (y = 0..15)</description>
  19765. <bitOffset>2</bitOffset>
  19766. <bitWidth>2</bitWidth>
  19767. </field>
  19768. <field>
  19769. <name>OSPEEDR0</name>
  19770. <description>Port x configuration bits (y = 0..15)</description>
  19771. <bitOffset>0</bitOffset>
  19772. <bitWidth>2</bitWidth>
  19773. </field>
  19774. </fields>
  19775. </register>
  19776. <register>
  19777. <name>PUPDR</name>
  19778. <displayName>PUPDR</displayName>
  19779. <description>GPIO port pull-up/pull-down register</description>
  19780. <addressOffset>0xC</addressOffset>
  19781. <size>0x20</size>
  19782. <access>read-write</access>
  19783. <resetValue>0x64000000</resetValue>
  19784. <fields>
  19785. <field>
  19786. <name>PUPDR15</name>
  19787. <description>Port x configuration bits (y = 0..15)</description>
  19788. <bitOffset>30</bitOffset>
  19789. <bitWidth>2</bitWidth>
  19790. </field>
  19791. <field>
  19792. <name>PUPDR14</name>
  19793. <description>Port x configuration bits (y = 0..15)</description>
  19794. <bitOffset>28</bitOffset>
  19795. <bitWidth>2</bitWidth>
  19796. </field>
  19797. <field>
  19798. <name>PUPDR13</name>
  19799. <description>Port x configuration bits (y = 0..15)</description>
  19800. <bitOffset>26</bitOffset>
  19801. <bitWidth>2</bitWidth>
  19802. </field>
  19803. <field>
  19804. <name>PUPDR12</name>
  19805. <description>Port x configuration bits (y = 0..15)</description>
  19806. <bitOffset>24</bitOffset>
  19807. <bitWidth>2</bitWidth>
  19808. </field>
  19809. <field>
  19810. <name>PUPDR11</name>
  19811. <description>Port x configuration bits (y = 0..15)</description>
  19812. <bitOffset>22</bitOffset>
  19813. <bitWidth>2</bitWidth>
  19814. </field>
  19815. <field>
  19816. <name>PUPDR10</name>
  19817. <description>Port x configuration bits (y = 0..15)</description>
  19818. <bitOffset>20</bitOffset>
  19819. <bitWidth>2</bitWidth>
  19820. </field>
  19821. <field>
  19822. <name>PUPDR9</name>
  19823. <description>Port x configuration bits (y = 0..15)</description>
  19824. <bitOffset>18</bitOffset>
  19825. <bitWidth>2</bitWidth>
  19826. </field>
  19827. <field>
  19828. <name>PUPDR8</name>
  19829. <description>Port x configuration bits (y = 0..15)</description>
  19830. <bitOffset>16</bitOffset>
  19831. <bitWidth>2</bitWidth>
  19832. </field>
  19833. <field>
  19834. <name>PUPDR7</name>
  19835. <description>Port x configuration bits (y = 0..15)</description>
  19836. <bitOffset>14</bitOffset>
  19837. <bitWidth>2</bitWidth>
  19838. </field>
  19839. <field>
  19840. <name>PUPDR6</name>
  19841. <description>Port x configuration bits (y = 0..15)</description>
  19842. <bitOffset>12</bitOffset>
  19843. <bitWidth>2</bitWidth>
  19844. </field>
  19845. <field>
  19846. <name>PUPDR5</name>
  19847. <description>Port x configuration bits (y = 0..15)</description>
  19848. <bitOffset>10</bitOffset>
  19849. <bitWidth>2</bitWidth>
  19850. </field>
  19851. <field>
  19852. <name>PUPDR4</name>
  19853. <description>Port x configuration bits (y = 0..15)</description>
  19854. <bitOffset>8</bitOffset>
  19855. <bitWidth>2</bitWidth>
  19856. </field>
  19857. <field>
  19858. <name>PUPDR3</name>
  19859. <description>Port x configuration bits (y = 0..15)</description>
  19860. <bitOffset>6</bitOffset>
  19861. <bitWidth>2</bitWidth>
  19862. </field>
  19863. <field>
  19864. <name>PUPDR2</name>
  19865. <description>Port x configuration bits (y = 0..15)</description>
  19866. <bitOffset>4</bitOffset>
  19867. <bitWidth>2</bitWidth>
  19868. </field>
  19869. <field>
  19870. <name>PUPDR1</name>
  19871. <description>Port x configuration bits (y = 0..15)</description>
  19872. <bitOffset>2</bitOffset>
  19873. <bitWidth>2</bitWidth>
  19874. </field>
  19875. <field>
  19876. <name>PUPDR0</name>
  19877. <description>Port x configuration bits (y = 0..15)</description>
  19878. <bitOffset>0</bitOffset>
  19879. <bitWidth>2</bitWidth>
  19880. </field>
  19881. </fields>
  19882. </register>
  19883. <register>
  19884. <name>IDR</name>
  19885. <displayName>IDR</displayName>
  19886. <description>GPIO port input data register</description>
  19887. <addressOffset>0x10</addressOffset>
  19888. <size>0x20</size>
  19889. <access>read-only</access>
  19890. <resetValue>0x00000000</resetValue>
  19891. <fields>
  19892. <field>
  19893. <name>IDR15</name>
  19894. <description>Port input data (y = 0..15)</description>
  19895. <bitOffset>15</bitOffset>
  19896. <bitWidth>1</bitWidth>
  19897. </field>
  19898. <field>
  19899. <name>IDR14</name>
  19900. <description>Port input data (y = 0..15)</description>
  19901. <bitOffset>14</bitOffset>
  19902. <bitWidth>1</bitWidth>
  19903. </field>
  19904. <field>
  19905. <name>IDR13</name>
  19906. <description>Port input data (y = 0..15)</description>
  19907. <bitOffset>13</bitOffset>
  19908. <bitWidth>1</bitWidth>
  19909. </field>
  19910. <field>
  19911. <name>IDR12</name>
  19912. <description>Port input data (y = 0..15)</description>
  19913. <bitOffset>12</bitOffset>
  19914. <bitWidth>1</bitWidth>
  19915. </field>
  19916. <field>
  19917. <name>IDR11</name>
  19918. <description>Port input data (y = 0..15)</description>
  19919. <bitOffset>11</bitOffset>
  19920. <bitWidth>1</bitWidth>
  19921. </field>
  19922. <field>
  19923. <name>IDR10</name>
  19924. <description>Port input data (y = 0..15)</description>
  19925. <bitOffset>10</bitOffset>
  19926. <bitWidth>1</bitWidth>
  19927. </field>
  19928. <field>
  19929. <name>IDR9</name>
  19930. <description>Port input data (y = 0..15)</description>
  19931. <bitOffset>9</bitOffset>
  19932. <bitWidth>1</bitWidth>
  19933. </field>
  19934. <field>
  19935. <name>IDR8</name>
  19936. <description>Port input data (y = 0..15)</description>
  19937. <bitOffset>8</bitOffset>
  19938. <bitWidth>1</bitWidth>
  19939. </field>
  19940. <field>
  19941. <name>IDR7</name>
  19942. <description>Port input data (y = 0..15)</description>
  19943. <bitOffset>7</bitOffset>
  19944. <bitWidth>1</bitWidth>
  19945. </field>
  19946. <field>
  19947. <name>IDR6</name>
  19948. <description>Port input data (y = 0..15)</description>
  19949. <bitOffset>6</bitOffset>
  19950. <bitWidth>1</bitWidth>
  19951. </field>
  19952. <field>
  19953. <name>IDR5</name>
  19954. <description>Port input data (y = 0..15)</description>
  19955. <bitOffset>5</bitOffset>
  19956. <bitWidth>1</bitWidth>
  19957. </field>
  19958. <field>
  19959. <name>IDR4</name>
  19960. <description>Port input data (y = 0..15)</description>
  19961. <bitOffset>4</bitOffset>
  19962. <bitWidth>1</bitWidth>
  19963. </field>
  19964. <field>
  19965. <name>IDR3</name>
  19966. <description>Port input data (y = 0..15)</description>
  19967. <bitOffset>3</bitOffset>
  19968. <bitWidth>1</bitWidth>
  19969. </field>
  19970. <field>
  19971. <name>IDR2</name>
  19972. <description>Port input data (y = 0..15)</description>
  19973. <bitOffset>2</bitOffset>
  19974. <bitWidth>1</bitWidth>
  19975. </field>
  19976. <field>
  19977. <name>IDR1</name>
  19978. <description>Port input data (y = 0..15)</description>
  19979. <bitOffset>1</bitOffset>
  19980. <bitWidth>1</bitWidth>
  19981. </field>
  19982. <field>
  19983. <name>IDR0</name>
  19984. <description>Port input data (y = 0..15)</description>
  19985. <bitOffset>0</bitOffset>
  19986. <bitWidth>1</bitWidth>
  19987. </field>
  19988. </fields>
  19989. </register>
  19990. <register>
  19991. <name>ODR</name>
  19992. <displayName>ODR</displayName>
  19993. <description>GPIO port output data register</description>
  19994. <addressOffset>0x14</addressOffset>
  19995. <size>0x20</size>
  19996. <access>read-write</access>
  19997. <resetValue>0x00000000</resetValue>
  19998. <fields>
  19999. <field>
  20000. <name>ODR15</name>
  20001. <description>Port output data (y = 0..15)</description>
  20002. <bitOffset>15</bitOffset>
  20003. <bitWidth>1</bitWidth>
  20004. </field>
  20005. <field>
  20006. <name>ODR14</name>
  20007. <description>Port output data (y = 0..15)</description>
  20008. <bitOffset>14</bitOffset>
  20009. <bitWidth>1</bitWidth>
  20010. </field>
  20011. <field>
  20012. <name>ODR13</name>
  20013. <description>Port output data (y = 0..15)</description>
  20014. <bitOffset>13</bitOffset>
  20015. <bitWidth>1</bitWidth>
  20016. </field>
  20017. <field>
  20018. <name>ODR12</name>
  20019. <description>Port output data (y = 0..15)</description>
  20020. <bitOffset>12</bitOffset>
  20021. <bitWidth>1</bitWidth>
  20022. </field>
  20023. <field>
  20024. <name>ODR11</name>
  20025. <description>Port output data (y = 0..15)</description>
  20026. <bitOffset>11</bitOffset>
  20027. <bitWidth>1</bitWidth>
  20028. </field>
  20029. <field>
  20030. <name>ODR10</name>
  20031. <description>Port output data (y = 0..15)</description>
  20032. <bitOffset>10</bitOffset>
  20033. <bitWidth>1</bitWidth>
  20034. </field>
  20035. <field>
  20036. <name>ODR9</name>
  20037. <description>Port output data (y = 0..15)</description>
  20038. <bitOffset>9</bitOffset>
  20039. <bitWidth>1</bitWidth>
  20040. </field>
  20041. <field>
  20042. <name>ODR8</name>
  20043. <description>Port output data (y = 0..15)</description>
  20044. <bitOffset>8</bitOffset>
  20045. <bitWidth>1</bitWidth>
  20046. </field>
  20047. <field>
  20048. <name>ODR7</name>
  20049. <description>Port output data (y = 0..15)</description>
  20050. <bitOffset>7</bitOffset>
  20051. <bitWidth>1</bitWidth>
  20052. </field>
  20053. <field>
  20054. <name>ODR6</name>
  20055. <description>Port output data (y = 0..15)</description>
  20056. <bitOffset>6</bitOffset>
  20057. <bitWidth>1</bitWidth>
  20058. </field>
  20059. <field>
  20060. <name>ODR5</name>
  20061. <description>Port output data (y = 0..15)</description>
  20062. <bitOffset>5</bitOffset>
  20063. <bitWidth>1</bitWidth>
  20064. </field>
  20065. <field>
  20066. <name>ODR4</name>
  20067. <description>Port output data (y = 0..15)</description>
  20068. <bitOffset>4</bitOffset>
  20069. <bitWidth>1</bitWidth>
  20070. </field>
  20071. <field>
  20072. <name>ODR3</name>
  20073. <description>Port output data (y = 0..15)</description>
  20074. <bitOffset>3</bitOffset>
  20075. <bitWidth>1</bitWidth>
  20076. </field>
  20077. <field>
  20078. <name>ODR2</name>
  20079. <description>Port output data (y = 0..15)</description>
  20080. <bitOffset>2</bitOffset>
  20081. <bitWidth>1</bitWidth>
  20082. </field>
  20083. <field>
  20084. <name>ODR1</name>
  20085. <description>Port output data (y = 0..15)</description>
  20086. <bitOffset>1</bitOffset>
  20087. <bitWidth>1</bitWidth>
  20088. </field>
  20089. <field>
  20090. <name>ODR0</name>
  20091. <description>Port output data (y = 0..15)</description>
  20092. <bitOffset>0</bitOffset>
  20093. <bitWidth>1</bitWidth>
  20094. </field>
  20095. </fields>
  20096. </register>
  20097. <register>
  20098. <name>BSRR</name>
  20099. <displayName>BSRR</displayName>
  20100. <description>GPIO port bit set/reset register</description>
  20101. <addressOffset>0x18</addressOffset>
  20102. <size>0x20</size>
  20103. <access>write-only</access>
  20104. <resetValue>0x00000000</resetValue>
  20105. <fields>
  20106. <field>
  20107. <name>BR15</name>
  20108. <description>Port x reset bit y (y = 0..15)</description>
  20109. <bitOffset>31</bitOffset>
  20110. <bitWidth>1</bitWidth>
  20111. </field>
  20112. <field>
  20113. <name>BR14</name>
  20114. <description>Port x reset bit y (y = 0..15)</description>
  20115. <bitOffset>30</bitOffset>
  20116. <bitWidth>1</bitWidth>
  20117. </field>
  20118. <field>
  20119. <name>BR13</name>
  20120. <description>Port x reset bit y (y = 0..15)</description>
  20121. <bitOffset>29</bitOffset>
  20122. <bitWidth>1</bitWidth>
  20123. </field>
  20124. <field>
  20125. <name>BR12</name>
  20126. <description>Port x reset bit y (y = 0..15)</description>
  20127. <bitOffset>28</bitOffset>
  20128. <bitWidth>1</bitWidth>
  20129. </field>
  20130. <field>
  20131. <name>BR11</name>
  20132. <description>Port x reset bit y (y = 0..15)</description>
  20133. <bitOffset>27</bitOffset>
  20134. <bitWidth>1</bitWidth>
  20135. </field>
  20136. <field>
  20137. <name>BR10</name>
  20138. <description>Port x reset bit y (y = 0..15)</description>
  20139. <bitOffset>26</bitOffset>
  20140. <bitWidth>1</bitWidth>
  20141. </field>
  20142. <field>
  20143. <name>BR9</name>
  20144. <description>Port x reset bit y (y = 0..15)</description>
  20145. <bitOffset>25</bitOffset>
  20146. <bitWidth>1</bitWidth>
  20147. </field>
  20148. <field>
  20149. <name>BR8</name>
  20150. <description>Port x reset bit y (y = 0..15)</description>
  20151. <bitOffset>24</bitOffset>
  20152. <bitWidth>1</bitWidth>
  20153. </field>
  20154. <field>
  20155. <name>BR7</name>
  20156. <description>Port x reset bit y (y = 0..15)</description>
  20157. <bitOffset>23</bitOffset>
  20158. <bitWidth>1</bitWidth>
  20159. </field>
  20160. <field>
  20161. <name>BR6</name>
  20162. <description>Port x reset bit y (y = 0..15)</description>
  20163. <bitOffset>22</bitOffset>
  20164. <bitWidth>1</bitWidth>
  20165. </field>
  20166. <field>
  20167. <name>BR5</name>
  20168. <description>Port x reset bit y (y = 0..15)</description>
  20169. <bitOffset>21</bitOffset>
  20170. <bitWidth>1</bitWidth>
  20171. </field>
  20172. <field>
  20173. <name>BR4</name>
  20174. <description>Port x reset bit y (y = 0..15)</description>
  20175. <bitOffset>20</bitOffset>
  20176. <bitWidth>1</bitWidth>
  20177. </field>
  20178. <field>
  20179. <name>BR3</name>
  20180. <description>Port x reset bit y (y = 0..15)</description>
  20181. <bitOffset>19</bitOffset>
  20182. <bitWidth>1</bitWidth>
  20183. </field>
  20184. <field>
  20185. <name>BR2</name>
  20186. <description>Port x reset bit y (y = 0..15)</description>
  20187. <bitOffset>18</bitOffset>
  20188. <bitWidth>1</bitWidth>
  20189. </field>
  20190. <field>
  20191. <name>BR1</name>
  20192. <description>Port x reset bit y (y = 0..15)</description>
  20193. <bitOffset>17</bitOffset>
  20194. <bitWidth>1</bitWidth>
  20195. </field>
  20196. <field>
  20197. <name>BR0</name>
  20198. <description>Port x set bit y (y= 0..15)</description>
  20199. <bitOffset>16</bitOffset>
  20200. <bitWidth>1</bitWidth>
  20201. </field>
  20202. <field>
  20203. <name>BS15</name>
  20204. <description>Port x set bit y (y= 0..15)</description>
  20205. <bitOffset>15</bitOffset>
  20206. <bitWidth>1</bitWidth>
  20207. </field>
  20208. <field>
  20209. <name>BS14</name>
  20210. <description>Port x set bit y (y= 0..15)</description>
  20211. <bitOffset>14</bitOffset>
  20212. <bitWidth>1</bitWidth>
  20213. </field>
  20214. <field>
  20215. <name>BS13</name>
  20216. <description>Port x set bit y (y= 0..15)</description>
  20217. <bitOffset>13</bitOffset>
  20218. <bitWidth>1</bitWidth>
  20219. </field>
  20220. <field>
  20221. <name>BS12</name>
  20222. <description>Port x set bit y (y= 0..15)</description>
  20223. <bitOffset>12</bitOffset>
  20224. <bitWidth>1</bitWidth>
  20225. </field>
  20226. <field>
  20227. <name>BS11</name>
  20228. <description>Port x set bit y (y= 0..15)</description>
  20229. <bitOffset>11</bitOffset>
  20230. <bitWidth>1</bitWidth>
  20231. </field>
  20232. <field>
  20233. <name>BS10</name>
  20234. <description>Port x set bit y (y= 0..15)</description>
  20235. <bitOffset>10</bitOffset>
  20236. <bitWidth>1</bitWidth>
  20237. </field>
  20238. <field>
  20239. <name>BS9</name>
  20240. <description>Port x set bit y (y= 0..15)</description>
  20241. <bitOffset>9</bitOffset>
  20242. <bitWidth>1</bitWidth>
  20243. </field>
  20244. <field>
  20245. <name>BS8</name>
  20246. <description>Port x set bit y (y= 0..15)</description>
  20247. <bitOffset>8</bitOffset>
  20248. <bitWidth>1</bitWidth>
  20249. </field>
  20250. <field>
  20251. <name>BS7</name>
  20252. <description>Port x set bit y (y= 0..15)</description>
  20253. <bitOffset>7</bitOffset>
  20254. <bitWidth>1</bitWidth>
  20255. </field>
  20256. <field>
  20257. <name>BS6</name>
  20258. <description>Port x set bit y (y= 0..15)</description>
  20259. <bitOffset>6</bitOffset>
  20260. <bitWidth>1</bitWidth>
  20261. </field>
  20262. <field>
  20263. <name>BS5</name>
  20264. <description>Port x set bit y (y= 0..15)</description>
  20265. <bitOffset>5</bitOffset>
  20266. <bitWidth>1</bitWidth>
  20267. </field>
  20268. <field>
  20269. <name>BS4</name>
  20270. <description>Port x set bit y (y= 0..15)</description>
  20271. <bitOffset>4</bitOffset>
  20272. <bitWidth>1</bitWidth>
  20273. </field>
  20274. <field>
  20275. <name>BS3</name>
  20276. <description>Port x set bit y (y= 0..15)</description>
  20277. <bitOffset>3</bitOffset>
  20278. <bitWidth>1</bitWidth>
  20279. </field>
  20280. <field>
  20281. <name>BS2</name>
  20282. <description>Port x set bit y (y= 0..15)</description>
  20283. <bitOffset>2</bitOffset>
  20284. <bitWidth>1</bitWidth>
  20285. </field>
  20286. <field>
  20287. <name>BS1</name>
  20288. <description>Port x set bit y (y= 0..15)</description>
  20289. <bitOffset>1</bitOffset>
  20290. <bitWidth>1</bitWidth>
  20291. </field>
  20292. <field>
  20293. <name>BS0</name>
  20294. <description>Port x set bit y (y= 0..15)</description>
  20295. <bitOffset>0</bitOffset>
  20296. <bitWidth>1</bitWidth>
  20297. </field>
  20298. </fields>
  20299. </register>
  20300. <register>
  20301. <name>LCKR</name>
  20302. <displayName>LCKR</displayName>
  20303. <description>GPIO port configuration lock register</description>
  20304. <addressOffset>0x1C</addressOffset>
  20305. <size>0x20</size>
  20306. <access>read-write</access>
  20307. <resetValue>0x00000000</resetValue>
  20308. <fields>
  20309. <field>
  20310. <name>LCKK</name>
  20311. <description>Port x lock bit y (y= 0..15)</description>
  20312. <bitOffset>16</bitOffset>
  20313. <bitWidth>1</bitWidth>
  20314. </field>
  20315. <field>
  20316. <name>LCK15</name>
  20317. <description>Port x lock bit y (y= 0..15)</description>
  20318. <bitOffset>15</bitOffset>
  20319. <bitWidth>1</bitWidth>
  20320. </field>
  20321. <field>
  20322. <name>LCK14</name>
  20323. <description>Port x lock bit y (y= 0..15)</description>
  20324. <bitOffset>14</bitOffset>
  20325. <bitWidth>1</bitWidth>
  20326. </field>
  20327. <field>
  20328. <name>LCK13</name>
  20329. <description>Port x lock bit y (y= 0..15)</description>
  20330. <bitOffset>13</bitOffset>
  20331. <bitWidth>1</bitWidth>
  20332. </field>
  20333. <field>
  20334. <name>LCK12</name>
  20335. <description>Port x lock bit y (y= 0..15)</description>
  20336. <bitOffset>12</bitOffset>
  20337. <bitWidth>1</bitWidth>
  20338. </field>
  20339. <field>
  20340. <name>LCK11</name>
  20341. <description>Port x lock bit y (y= 0..15)</description>
  20342. <bitOffset>11</bitOffset>
  20343. <bitWidth>1</bitWidth>
  20344. </field>
  20345. <field>
  20346. <name>LCK10</name>
  20347. <description>Port x lock bit y (y= 0..15)</description>
  20348. <bitOffset>10</bitOffset>
  20349. <bitWidth>1</bitWidth>
  20350. </field>
  20351. <field>
  20352. <name>LCK9</name>
  20353. <description>Port x lock bit y (y= 0..15)</description>
  20354. <bitOffset>9</bitOffset>
  20355. <bitWidth>1</bitWidth>
  20356. </field>
  20357. <field>
  20358. <name>LCK8</name>
  20359. <description>Port x lock bit y (y= 0..15)</description>
  20360. <bitOffset>8</bitOffset>
  20361. <bitWidth>1</bitWidth>
  20362. </field>
  20363. <field>
  20364. <name>LCK7</name>
  20365. <description>Port x lock bit y (y= 0..15)</description>
  20366. <bitOffset>7</bitOffset>
  20367. <bitWidth>1</bitWidth>
  20368. </field>
  20369. <field>
  20370. <name>LCK6</name>
  20371. <description>Port x lock bit y (y= 0..15)</description>
  20372. <bitOffset>6</bitOffset>
  20373. <bitWidth>1</bitWidth>
  20374. </field>
  20375. <field>
  20376. <name>LCK5</name>
  20377. <description>Port x lock bit y (y= 0..15)</description>
  20378. <bitOffset>5</bitOffset>
  20379. <bitWidth>1</bitWidth>
  20380. </field>
  20381. <field>
  20382. <name>LCK4</name>
  20383. <description>Port x lock bit y (y= 0..15)</description>
  20384. <bitOffset>4</bitOffset>
  20385. <bitWidth>1</bitWidth>
  20386. </field>
  20387. <field>
  20388. <name>LCK3</name>
  20389. <description>Port x lock bit y (y= 0..15)</description>
  20390. <bitOffset>3</bitOffset>
  20391. <bitWidth>1</bitWidth>
  20392. </field>
  20393. <field>
  20394. <name>LCK2</name>
  20395. <description>Port x lock bit y (y= 0..15)</description>
  20396. <bitOffset>2</bitOffset>
  20397. <bitWidth>1</bitWidth>
  20398. </field>
  20399. <field>
  20400. <name>LCK1</name>
  20401. <description>Port x lock bit y (y= 0..15)</description>
  20402. <bitOffset>1</bitOffset>
  20403. <bitWidth>1</bitWidth>
  20404. </field>
  20405. <field>
  20406. <name>LCK0</name>
  20407. <description>Port x lock bit y (y= 0..15)</description>
  20408. <bitOffset>0</bitOffset>
  20409. <bitWidth>1</bitWidth>
  20410. </field>
  20411. </fields>
  20412. </register>
  20413. <register>
  20414. <name>AFRL</name>
  20415. <displayName>AFRL</displayName>
  20416. <description>GPIO alternate function low register</description>
  20417. <addressOffset>0x20</addressOffset>
  20418. <size>0x20</size>
  20419. <access>read-write</access>
  20420. <resetValue>0x00000000</resetValue>
  20421. <fields>
  20422. <field>
  20423. <name>AFSEL7</name>
  20424. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  20425. <bitOffset>28</bitOffset>
  20426. <bitWidth>4</bitWidth>
  20427. </field>
  20428. <field>
  20429. <name>AFSEL6</name>
  20430. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  20431. <bitOffset>24</bitOffset>
  20432. <bitWidth>4</bitWidth>
  20433. </field>
  20434. <field>
  20435. <name>AFSEL5</name>
  20436. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  20437. <bitOffset>20</bitOffset>
  20438. <bitWidth>4</bitWidth>
  20439. </field>
  20440. <field>
  20441. <name>AFSEL4</name>
  20442. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  20443. <bitOffset>16</bitOffset>
  20444. <bitWidth>4</bitWidth>
  20445. </field>
  20446. <field>
  20447. <name>AFSEL3</name>
  20448. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  20449. <bitOffset>12</bitOffset>
  20450. <bitWidth>4</bitWidth>
  20451. </field>
  20452. <field>
  20453. <name>AFSEL2</name>
  20454. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  20455. <bitOffset>8</bitOffset>
  20456. <bitWidth>4</bitWidth>
  20457. </field>
  20458. <field>
  20459. <name>AFSEL1</name>
  20460. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  20461. <bitOffset>4</bitOffset>
  20462. <bitWidth>4</bitWidth>
  20463. </field>
  20464. <field>
  20465. <name>AFSEL0</name>
  20466. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  20467. <bitOffset>0</bitOffset>
  20468. <bitWidth>4</bitWidth>
  20469. </field>
  20470. </fields>
  20471. </register>
  20472. <register>
  20473. <name>AFRH</name>
  20474. <displayName>AFRH</displayName>
  20475. <description>GPIO alternate function high register</description>
  20476. <addressOffset>0x24</addressOffset>
  20477. <size>0x20</size>
  20478. <access>read-write</access>
  20479. <resetValue>0x00000000</resetValue>
  20480. <fields>
  20481. <field>
  20482. <name>AFSEL15</name>
  20483. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  20484. <bitOffset>28</bitOffset>
  20485. <bitWidth>4</bitWidth>
  20486. </field>
  20487. <field>
  20488. <name>AFSEL14</name>
  20489. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  20490. <bitOffset>24</bitOffset>
  20491. <bitWidth>4</bitWidth>
  20492. </field>
  20493. <field>
  20494. <name>AFSEL13</name>
  20495. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  20496. <bitOffset>20</bitOffset>
  20497. <bitWidth>4</bitWidth>
  20498. </field>
  20499. <field>
  20500. <name>AFSEL12</name>
  20501. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  20502. <bitOffset>16</bitOffset>
  20503. <bitWidth>4</bitWidth>
  20504. </field>
  20505. <field>
  20506. <name>AFSEL11</name>
  20507. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  20508. <bitOffset>12</bitOffset>
  20509. <bitWidth>4</bitWidth>
  20510. </field>
  20511. <field>
  20512. <name>AFSEL10</name>
  20513. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  20514. <bitOffset>8</bitOffset>
  20515. <bitWidth>4</bitWidth>
  20516. </field>
  20517. <field>
  20518. <name>AFSEL9</name>
  20519. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  20520. <bitOffset>4</bitOffset>
  20521. <bitWidth>4</bitWidth>
  20522. </field>
  20523. <field>
  20524. <name>AFSEL8</name>
  20525. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  20526. <bitOffset>0</bitOffset>
  20527. <bitWidth>4</bitWidth>
  20528. </field>
  20529. </fields>
  20530. </register>
  20531. <register>
  20532. <name>BRR</name>
  20533. <displayName>BRR</displayName>
  20534. <description>port bit reset register</description>
  20535. <addressOffset>0x28</addressOffset>
  20536. <size>0x20</size>
  20537. <access>write-only</access>
  20538. <resetValue>0x00000000</resetValue>
  20539. <fields>
  20540. <field>
  20541. <name>BR0</name>
  20542. <description>Port Reset bit</description>
  20543. <bitOffset>0</bitOffset>
  20544. <bitWidth>1</bitWidth>
  20545. </field>
  20546. <field>
  20547. <name>BR1</name>
  20548. <description>Port Reset bit</description>
  20549. <bitOffset>1</bitOffset>
  20550. <bitWidth>1</bitWidth>
  20551. </field>
  20552. <field>
  20553. <name>BR2</name>
  20554. <description>Port Reset bit</description>
  20555. <bitOffset>2</bitOffset>
  20556. <bitWidth>1</bitWidth>
  20557. </field>
  20558. <field>
  20559. <name>BR3</name>
  20560. <description>Port Reset bit</description>
  20561. <bitOffset>3</bitOffset>
  20562. <bitWidth>1</bitWidth>
  20563. </field>
  20564. <field>
  20565. <name>BR4</name>
  20566. <description>Port Reset bit</description>
  20567. <bitOffset>4</bitOffset>
  20568. <bitWidth>1</bitWidth>
  20569. </field>
  20570. <field>
  20571. <name>BR5</name>
  20572. <description>Port Reset bit</description>
  20573. <bitOffset>5</bitOffset>
  20574. <bitWidth>1</bitWidth>
  20575. </field>
  20576. <field>
  20577. <name>BR6</name>
  20578. <description>Port Reset bit</description>
  20579. <bitOffset>6</bitOffset>
  20580. <bitWidth>1</bitWidth>
  20581. </field>
  20582. <field>
  20583. <name>BR7</name>
  20584. <description>Port Reset bit</description>
  20585. <bitOffset>7</bitOffset>
  20586. <bitWidth>1</bitWidth>
  20587. </field>
  20588. <field>
  20589. <name>BR8</name>
  20590. <description>Port Reset bit</description>
  20591. <bitOffset>8</bitOffset>
  20592. <bitWidth>1</bitWidth>
  20593. </field>
  20594. <field>
  20595. <name>BR9</name>
  20596. <description>Port Reset bit</description>
  20597. <bitOffset>9</bitOffset>
  20598. <bitWidth>1</bitWidth>
  20599. </field>
  20600. <field>
  20601. <name>BR10</name>
  20602. <description>Port Reset bit</description>
  20603. <bitOffset>10</bitOffset>
  20604. <bitWidth>1</bitWidth>
  20605. </field>
  20606. <field>
  20607. <name>BR11</name>
  20608. <description>Port Reset bit</description>
  20609. <bitOffset>11</bitOffset>
  20610. <bitWidth>1</bitWidth>
  20611. </field>
  20612. <field>
  20613. <name>BR12</name>
  20614. <description>Port Reset bit</description>
  20615. <bitOffset>12</bitOffset>
  20616. <bitWidth>1</bitWidth>
  20617. </field>
  20618. <field>
  20619. <name>BR13</name>
  20620. <description>Port Reset bit</description>
  20621. <bitOffset>13</bitOffset>
  20622. <bitWidth>1</bitWidth>
  20623. </field>
  20624. <field>
  20625. <name>BR14</name>
  20626. <description>Port Reset bit</description>
  20627. <bitOffset>14</bitOffset>
  20628. <bitWidth>1</bitWidth>
  20629. </field>
  20630. <field>
  20631. <name>BR15</name>
  20632. <description>Port Reset bit</description>
  20633. <bitOffset>15</bitOffset>
  20634. <bitWidth>1</bitWidth>
  20635. </field>
  20636. </fields>
  20637. </register>
  20638. </registers>
  20639. </peripheral>
  20640. <peripheral>
  20641. <name>GPIOB</name>
  20642. <description>General-purpose I/Os</description>
  20643. <groupName>GPIO</groupName>
  20644. <baseAddress>0x48000400</baseAddress>
  20645. <addressBlock>
  20646. <offset>0x0</offset>
  20647. <size>0x400</size>
  20648. <usage>registers</usage>
  20649. </addressBlock>
  20650. <registers>
  20651. <register>
  20652. <name>MODER</name>
  20653. <displayName>MODER</displayName>
  20654. <description>GPIO port mode register</description>
  20655. <addressOffset>0x0</addressOffset>
  20656. <size>0x20</size>
  20657. <access>read-write</access>
  20658. <resetValue>0xFFFFFEBF</resetValue>
  20659. <fields>
  20660. <field>
  20661. <name>MODER15</name>
  20662. <description>Port x configuration bits (y = 0..15)</description>
  20663. <bitOffset>30</bitOffset>
  20664. <bitWidth>2</bitWidth>
  20665. </field>
  20666. <field>
  20667. <name>MODER14</name>
  20668. <description>Port x configuration bits (y = 0..15)</description>
  20669. <bitOffset>28</bitOffset>
  20670. <bitWidth>2</bitWidth>
  20671. </field>
  20672. <field>
  20673. <name>MODER13</name>
  20674. <description>Port x configuration bits (y = 0..15)</description>
  20675. <bitOffset>26</bitOffset>
  20676. <bitWidth>2</bitWidth>
  20677. </field>
  20678. <field>
  20679. <name>MODER12</name>
  20680. <description>Port x configuration bits (y = 0..15)</description>
  20681. <bitOffset>24</bitOffset>
  20682. <bitWidth>2</bitWidth>
  20683. </field>
  20684. <field>
  20685. <name>MODER11</name>
  20686. <description>Port x configuration bits (y = 0..15)</description>
  20687. <bitOffset>22</bitOffset>
  20688. <bitWidth>2</bitWidth>
  20689. </field>
  20690. <field>
  20691. <name>MODER10</name>
  20692. <description>Port x configuration bits (y = 0..15)</description>
  20693. <bitOffset>20</bitOffset>
  20694. <bitWidth>2</bitWidth>
  20695. </field>
  20696. <field>
  20697. <name>MODER9</name>
  20698. <description>Port x configuration bits (y = 0..15)</description>
  20699. <bitOffset>18</bitOffset>
  20700. <bitWidth>2</bitWidth>
  20701. </field>
  20702. <field>
  20703. <name>MODER8</name>
  20704. <description>Port x configuration bits (y = 0..15)</description>
  20705. <bitOffset>16</bitOffset>
  20706. <bitWidth>2</bitWidth>
  20707. </field>
  20708. <field>
  20709. <name>MODER7</name>
  20710. <description>Port x configuration bits (y = 0..15)</description>
  20711. <bitOffset>14</bitOffset>
  20712. <bitWidth>2</bitWidth>
  20713. </field>
  20714. <field>
  20715. <name>MODER6</name>
  20716. <description>Port x configuration bits (y = 0..15)</description>
  20717. <bitOffset>12</bitOffset>
  20718. <bitWidth>2</bitWidth>
  20719. </field>
  20720. <field>
  20721. <name>MODER5</name>
  20722. <description>Port x configuration bits (y = 0..15)</description>
  20723. <bitOffset>10</bitOffset>
  20724. <bitWidth>2</bitWidth>
  20725. </field>
  20726. <field>
  20727. <name>MODER4</name>
  20728. <description>Port x configuration bits (y = 0..15)</description>
  20729. <bitOffset>8</bitOffset>
  20730. <bitWidth>2</bitWidth>
  20731. </field>
  20732. <field>
  20733. <name>MODER3</name>
  20734. <description>Port x configuration bits (y = 0..15)</description>
  20735. <bitOffset>6</bitOffset>
  20736. <bitWidth>2</bitWidth>
  20737. </field>
  20738. <field>
  20739. <name>MODER2</name>
  20740. <description>Port x configuration bits (y = 0..15)</description>
  20741. <bitOffset>4</bitOffset>
  20742. <bitWidth>2</bitWidth>
  20743. </field>
  20744. <field>
  20745. <name>MODER1</name>
  20746. <description>Port x configuration bits (y = 0..15)</description>
  20747. <bitOffset>2</bitOffset>
  20748. <bitWidth>2</bitWidth>
  20749. </field>
  20750. <field>
  20751. <name>MODER0</name>
  20752. <description>Port x configuration bits (y = 0..15)</description>
  20753. <bitOffset>0</bitOffset>
  20754. <bitWidth>2</bitWidth>
  20755. </field>
  20756. </fields>
  20757. </register>
  20758. <register>
  20759. <name>OTYPER</name>
  20760. <displayName>OTYPER</displayName>
  20761. <description>GPIO port output type register</description>
  20762. <addressOffset>0x4</addressOffset>
  20763. <size>0x20</size>
  20764. <access>read-write</access>
  20765. <resetValue>0x00000000</resetValue>
  20766. <fields>
  20767. <field>
  20768. <name>OT15</name>
  20769. <description>Port x configuration bits (y = 0..15)</description>
  20770. <bitOffset>15</bitOffset>
  20771. <bitWidth>1</bitWidth>
  20772. </field>
  20773. <field>
  20774. <name>OT14</name>
  20775. <description>Port x configuration bits (y = 0..15)</description>
  20776. <bitOffset>14</bitOffset>
  20777. <bitWidth>1</bitWidth>
  20778. </field>
  20779. <field>
  20780. <name>OT13</name>
  20781. <description>Port x configuration bits (y = 0..15)</description>
  20782. <bitOffset>13</bitOffset>
  20783. <bitWidth>1</bitWidth>
  20784. </field>
  20785. <field>
  20786. <name>OT12</name>
  20787. <description>Port x configuration bits (y = 0..15)</description>
  20788. <bitOffset>12</bitOffset>
  20789. <bitWidth>1</bitWidth>
  20790. </field>
  20791. <field>
  20792. <name>OT11</name>
  20793. <description>Port x configuration bits (y = 0..15)</description>
  20794. <bitOffset>11</bitOffset>
  20795. <bitWidth>1</bitWidth>
  20796. </field>
  20797. <field>
  20798. <name>OT10</name>
  20799. <description>Port x configuration bits (y = 0..15)</description>
  20800. <bitOffset>10</bitOffset>
  20801. <bitWidth>1</bitWidth>
  20802. </field>
  20803. <field>
  20804. <name>OT9</name>
  20805. <description>Port x configuration bits (y = 0..15)</description>
  20806. <bitOffset>9</bitOffset>
  20807. <bitWidth>1</bitWidth>
  20808. </field>
  20809. <field>
  20810. <name>OT8</name>
  20811. <description>Port x configuration bits (y = 0..15)</description>
  20812. <bitOffset>8</bitOffset>
  20813. <bitWidth>1</bitWidth>
  20814. </field>
  20815. <field>
  20816. <name>OT7</name>
  20817. <description>Port x configuration bits (y = 0..15)</description>
  20818. <bitOffset>7</bitOffset>
  20819. <bitWidth>1</bitWidth>
  20820. </field>
  20821. <field>
  20822. <name>OT6</name>
  20823. <description>Port x configuration bits (y = 0..15)</description>
  20824. <bitOffset>6</bitOffset>
  20825. <bitWidth>1</bitWidth>
  20826. </field>
  20827. <field>
  20828. <name>OT5</name>
  20829. <description>Port x configuration bits (y = 0..15)</description>
  20830. <bitOffset>5</bitOffset>
  20831. <bitWidth>1</bitWidth>
  20832. </field>
  20833. <field>
  20834. <name>OT4</name>
  20835. <description>Port x configuration bits (y = 0..15)</description>
  20836. <bitOffset>4</bitOffset>
  20837. <bitWidth>1</bitWidth>
  20838. </field>
  20839. <field>
  20840. <name>OT3</name>
  20841. <description>Port x configuration bits (y = 0..15)</description>
  20842. <bitOffset>3</bitOffset>
  20843. <bitWidth>1</bitWidth>
  20844. </field>
  20845. <field>
  20846. <name>OT2</name>
  20847. <description>Port x configuration bits (y = 0..15)</description>
  20848. <bitOffset>2</bitOffset>
  20849. <bitWidth>1</bitWidth>
  20850. </field>
  20851. <field>
  20852. <name>OT1</name>
  20853. <description>Port x configuration bits (y = 0..15)</description>
  20854. <bitOffset>1</bitOffset>
  20855. <bitWidth>1</bitWidth>
  20856. </field>
  20857. <field>
  20858. <name>OT0</name>
  20859. <description>Port x configuration bits (y = 0..15)</description>
  20860. <bitOffset>0</bitOffset>
  20861. <bitWidth>1</bitWidth>
  20862. </field>
  20863. </fields>
  20864. </register>
  20865. <register>
  20866. <name>OSPEEDR</name>
  20867. <displayName>OSPEEDR</displayName>
  20868. <description>GPIO port output speed register</description>
  20869. <addressOffset>0x8</addressOffset>
  20870. <size>0x20</size>
  20871. <access>read-write</access>
  20872. <resetValue>0x000000C0</resetValue>
  20873. <fields>
  20874. <field>
  20875. <name>OSPEEDR15</name>
  20876. <description>Port x configuration bits (y = 0..15)</description>
  20877. <bitOffset>30</bitOffset>
  20878. <bitWidth>2</bitWidth>
  20879. </field>
  20880. <field>
  20881. <name>OSPEEDR14</name>
  20882. <description>Port x configuration bits (y = 0..15)</description>
  20883. <bitOffset>28</bitOffset>
  20884. <bitWidth>2</bitWidth>
  20885. </field>
  20886. <field>
  20887. <name>OSPEEDR13</name>
  20888. <description>Port x configuration bits (y = 0..15)</description>
  20889. <bitOffset>26</bitOffset>
  20890. <bitWidth>2</bitWidth>
  20891. </field>
  20892. <field>
  20893. <name>OSPEEDR12</name>
  20894. <description>Port x configuration bits (y = 0..15)</description>
  20895. <bitOffset>24</bitOffset>
  20896. <bitWidth>2</bitWidth>
  20897. </field>
  20898. <field>
  20899. <name>OSPEEDR11</name>
  20900. <description>Port x configuration bits (y = 0..15)</description>
  20901. <bitOffset>22</bitOffset>
  20902. <bitWidth>2</bitWidth>
  20903. </field>
  20904. <field>
  20905. <name>OSPEEDR10</name>
  20906. <description>Port x configuration bits (y = 0..15)</description>
  20907. <bitOffset>20</bitOffset>
  20908. <bitWidth>2</bitWidth>
  20909. </field>
  20910. <field>
  20911. <name>OSPEEDR9</name>
  20912. <description>Port x configuration bits (y = 0..15)</description>
  20913. <bitOffset>18</bitOffset>
  20914. <bitWidth>2</bitWidth>
  20915. </field>
  20916. <field>
  20917. <name>OSPEEDR8</name>
  20918. <description>Port x configuration bits (y = 0..15)</description>
  20919. <bitOffset>16</bitOffset>
  20920. <bitWidth>2</bitWidth>
  20921. </field>
  20922. <field>
  20923. <name>OSPEEDR7</name>
  20924. <description>Port x configuration bits (y = 0..15)</description>
  20925. <bitOffset>14</bitOffset>
  20926. <bitWidth>2</bitWidth>
  20927. </field>
  20928. <field>
  20929. <name>OSPEEDR6</name>
  20930. <description>Port x configuration bits (y = 0..15)</description>
  20931. <bitOffset>12</bitOffset>
  20932. <bitWidth>2</bitWidth>
  20933. </field>
  20934. <field>
  20935. <name>OSPEEDR5</name>
  20936. <description>Port x configuration bits (y = 0..15)</description>
  20937. <bitOffset>10</bitOffset>
  20938. <bitWidth>2</bitWidth>
  20939. </field>
  20940. <field>
  20941. <name>OSPEEDR4</name>
  20942. <description>Port x configuration bits (y = 0..15)</description>
  20943. <bitOffset>8</bitOffset>
  20944. <bitWidth>2</bitWidth>
  20945. </field>
  20946. <field>
  20947. <name>OSPEEDR3</name>
  20948. <description>Port x configuration bits (y = 0..15)</description>
  20949. <bitOffset>6</bitOffset>
  20950. <bitWidth>2</bitWidth>
  20951. </field>
  20952. <field>
  20953. <name>OSPEEDR2</name>
  20954. <description>Port x configuration bits (y = 0..15)</description>
  20955. <bitOffset>4</bitOffset>
  20956. <bitWidth>2</bitWidth>
  20957. </field>
  20958. <field>
  20959. <name>OSPEEDR1</name>
  20960. <description>Port x configuration bits (y = 0..15)</description>
  20961. <bitOffset>2</bitOffset>
  20962. <bitWidth>2</bitWidth>
  20963. </field>
  20964. <field>
  20965. <name>OSPEEDR0</name>
  20966. <description>Port x configuration bits (y = 0..15)</description>
  20967. <bitOffset>0</bitOffset>
  20968. <bitWidth>2</bitWidth>
  20969. </field>
  20970. </fields>
  20971. </register>
  20972. <register>
  20973. <name>PUPDR</name>
  20974. <displayName>PUPDR</displayName>
  20975. <description>GPIO port pull-up/pull-down register</description>
  20976. <addressOffset>0xC</addressOffset>
  20977. <size>0x20</size>
  20978. <access>read-write</access>
  20979. <resetValue>0x00000100</resetValue>
  20980. <fields>
  20981. <field>
  20982. <name>PUPDR15</name>
  20983. <description>Port x configuration bits (y = 0..15)</description>
  20984. <bitOffset>30</bitOffset>
  20985. <bitWidth>2</bitWidth>
  20986. </field>
  20987. <field>
  20988. <name>PUPDR14</name>
  20989. <description>Port x configuration bits (y = 0..15)</description>
  20990. <bitOffset>28</bitOffset>
  20991. <bitWidth>2</bitWidth>
  20992. </field>
  20993. <field>
  20994. <name>PUPDR13</name>
  20995. <description>Port x configuration bits (y = 0..15)</description>
  20996. <bitOffset>26</bitOffset>
  20997. <bitWidth>2</bitWidth>
  20998. </field>
  20999. <field>
  21000. <name>PUPDR12</name>
  21001. <description>Port x configuration bits (y = 0..15)</description>
  21002. <bitOffset>24</bitOffset>
  21003. <bitWidth>2</bitWidth>
  21004. </field>
  21005. <field>
  21006. <name>PUPDR11</name>
  21007. <description>Port x configuration bits (y = 0..15)</description>
  21008. <bitOffset>22</bitOffset>
  21009. <bitWidth>2</bitWidth>
  21010. </field>
  21011. <field>
  21012. <name>PUPDR10</name>
  21013. <description>Port x configuration bits (y = 0..15)</description>
  21014. <bitOffset>20</bitOffset>
  21015. <bitWidth>2</bitWidth>
  21016. </field>
  21017. <field>
  21018. <name>PUPDR9</name>
  21019. <description>Port x configuration bits (y = 0..15)</description>
  21020. <bitOffset>18</bitOffset>
  21021. <bitWidth>2</bitWidth>
  21022. </field>
  21023. <field>
  21024. <name>PUPDR8</name>
  21025. <description>Port x configuration bits (y = 0..15)</description>
  21026. <bitOffset>16</bitOffset>
  21027. <bitWidth>2</bitWidth>
  21028. </field>
  21029. <field>
  21030. <name>PUPDR7</name>
  21031. <description>Port x configuration bits (y = 0..15)</description>
  21032. <bitOffset>14</bitOffset>
  21033. <bitWidth>2</bitWidth>
  21034. </field>
  21035. <field>
  21036. <name>PUPDR6</name>
  21037. <description>Port x configuration bits (y = 0..15)</description>
  21038. <bitOffset>12</bitOffset>
  21039. <bitWidth>2</bitWidth>
  21040. </field>
  21041. <field>
  21042. <name>PUPDR5</name>
  21043. <description>Port x configuration bits (y = 0..15)</description>
  21044. <bitOffset>10</bitOffset>
  21045. <bitWidth>2</bitWidth>
  21046. </field>
  21047. <field>
  21048. <name>PUPDR4</name>
  21049. <description>Port x configuration bits (y = 0..15)</description>
  21050. <bitOffset>8</bitOffset>
  21051. <bitWidth>2</bitWidth>
  21052. </field>
  21053. <field>
  21054. <name>PUPDR3</name>
  21055. <description>Port x configuration bits (y = 0..15)</description>
  21056. <bitOffset>6</bitOffset>
  21057. <bitWidth>2</bitWidth>
  21058. </field>
  21059. <field>
  21060. <name>PUPDR2</name>
  21061. <description>Port x configuration bits (y = 0..15)</description>
  21062. <bitOffset>4</bitOffset>
  21063. <bitWidth>2</bitWidth>
  21064. </field>
  21065. <field>
  21066. <name>PUPDR1</name>
  21067. <description>Port x configuration bits (y = 0..15)</description>
  21068. <bitOffset>2</bitOffset>
  21069. <bitWidth>2</bitWidth>
  21070. </field>
  21071. <field>
  21072. <name>PUPDR0</name>
  21073. <description>Port x configuration bits (y = 0..15)</description>
  21074. <bitOffset>0</bitOffset>
  21075. <bitWidth>2</bitWidth>
  21076. </field>
  21077. </fields>
  21078. </register>
  21079. <register>
  21080. <name>IDR</name>
  21081. <displayName>IDR</displayName>
  21082. <description>GPIO port input data register</description>
  21083. <addressOffset>0x10</addressOffset>
  21084. <size>0x20</size>
  21085. <access>read-only</access>
  21086. <resetValue>0x00000000</resetValue>
  21087. <fields>
  21088. <field>
  21089. <name>IDR15</name>
  21090. <description>Port input data (y = 0..15)</description>
  21091. <bitOffset>15</bitOffset>
  21092. <bitWidth>1</bitWidth>
  21093. </field>
  21094. <field>
  21095. <name>IDR14</name>
  21096. <description>Port input data (y = 0..15)</description>
  21097. <bitOffset>14</bitOffset>
  21098. <bitWidth>1</bitWidth>
  21099. </field>
  21100. <field>
  21101. <name>IDR13</name>
  21102. <description>Port input data (y = 0..15)</description>
  21103. <bitOffset>13</bitOffset>
  21104. <bitWidth>1</bitWidth>
  21105. </field>
  21106. <field>
  21107. <name>IDR12</name>
  21108. <description>Port input data (y = 0..15)</description>
  21109. <bitOffset>12</bitOffset>
  21110. <bitWidth>1</bitWidth>
  21111. </field>
  21112. <field>
  21113. <name>IDR11</name>
  21114. <description>Port input data (y = 0..15)</description>
  21115. <bitOffset>11</bitOffset>
  21116. <bitWidth>1</bitWidth>
  21117. </field>
  21118. <field>
  21119. <name>IDR10</name>
  21120. <description>Port input data (y = 0..15)</description>
  21121. <bitOffset>10</bitOffset>
  21122. <bitWidth>1</bitWidth>
  21123. </field>
  21124. <field>
  21125. <name>IDR9</name>
  21126. <description>Port input data (y = 0..15)</description>
  21127. <bitOffset>9</bitOffset>
  21128. <bitWidth>1</bitWidth>
  21129. </field>
  21130. <field>
  21131. <name>IDR8</name>
  21132. <description>Port input data (y = 0..15)</description>
  21133. <bitOffset>8</bitOffset>
  21134. <bitWidth>1</bitWidth>
  21135. </field>
  21136. <field>
  21137. <name>IDR7</name>
  21138. <description>Port input data (y = 0..15)</description>
  21139. <bitOffset>7</bitOffset>
  21140. <bitWidth>1</bitWidth>
  21141. </field>
  21142. <field>
  21143. <name>IDR6</name>
  21144. <description>Port input data (y = 0..15)</description>
  21145. <bitOffset>6</bitOffset>
  21146. <bitWidth>1</bitWidth>
  21147. </field>
  21148. <field>
  21149. <name>IDR5</name>
  21150. <description>Port input data (y = 0..15)</description>
  21151. <bitOffset>5</bitOffset>
  21152. <bitWidth>1</bitWidth>
  21153. </field>
  21154. <field>
  21155. <name>IDR4</name>
  21156. <description>Port input data (y = 0..15)</description>
  21157. <bitOffset>4</bitOffset>
  21158. <bitWidth>1</bitWidth>
  21159. </field>
  21160. <field>
  21161. <name>IDR3</name>
  21162. <description>Port input data (y = 0..15)</description>
  21163. <bitOffset>3</bitOffset>
  21164. <bitWidth>1</bitWidth>
  21165. </field>
  21166. <field>
  21167. <name>IDR2</name>
  21168. <description>Port input data (y = 0..15)</description>
  21169. <bitOffset>2</bitOffset>
  21170. <bitWidth>1</bitWidth>
  21171. </field>
  21172. <field>
  21173. <name>IDR1</name>
  21174. <description>Port input data (y = 0..15)</description>
  21175. <bitOffset>1</bitOffset>
  21176. <bitWidth>1</bitWidth>
  21177. </field>
  21178. <field>
  21179. <name>IDR0</name>
  21180. <description>Port input data (y = 0..15)</description>
  21181. <bitOffset>0</bitOffset>
  21182. <bitWidth>1</bitWidth>
  21183. </field>
  21184. </fields>
  21185. </register>
  21186. <register>
  21187. <name>ODR</name>
  21188. <displayName>ODR</displayName>
  21189. <description>GPIO port output data register</description>
  21190. <addressOffset>0x14</addressOffset>
  21191. <size>0x20</size>
  21192. <access>read-write</access>
  21193. <resetValue>0x00000000</resetValue>
  21194. <fields>
  21195. <field>
  21196. <name>ODR15</name>
  21197. <description>Port output data (y = 0..15)</description>
  21198. <bitOffset>15</bitOffset>
  21199. <bitWidth>1</bitWidth>
  21200. </field>
  21201. <field>
  21202. <name>ODR14</name>
  21203. <description>Port output data (y = 0..15)</description>
  21204. <bitOffset>14</bitOffset>
  21205. <bitWidth>1</bitWidth>
  21206. </field>
  21207. <field>
  21208. <name>ODR13</name>
  21209. <description>Port output data (y = 0..15)</description>
  21210. <bitOffset>13</bitOffset>
  21211. <bitWidth>1</bitWidth>
  21212. </field>
  21213. <field>
  21214. <name>ODR12</name>
  21215. <description>Port output data (y = 0..15)</description>
  21216. <bitOffset>12</bitOffset>
  21217. <bitWidth>1</bitWidth>
  21218. </field>
  21219. <field>
  21220. <name>ODR11</name>
  21221. <description>Port output data (y = 0..15)</description>
  21222. <bitOffset>11</bitOffset>
  21223. <bitWidth>1</bitWidth>
  21224. </field>
  21225. <field>
  21226. <name>ODR10</name>
  21227. <description>Port output data (y = 0..15)</description>
  21228. <bitOffset>10</bitOffset>
  21229. <bitWidth>1</bitWidth>
  21230. </field>
  21231. <field>
  21232. <name>ODR9</name>
  21233. <description>Port output data (y = 0..15)</description>
  21234. <bitOffset>9</bitOffset>
  21235. <bitWidth>1</bitWidth>
  21236. </field>
  21237. <field>
  21238. <name>ODR8</name>
  21239. <description>Port output data (y = 0..15)</description>
  21240. <bitOffset>8</bitOffset>
  21241. <bitWidth>1</bitWidth>
  21242. </field>
  21243. <field>
  21244. <name>ODR7</name>
  21245. <description>Port output data (y = 0..15)</description>
  21246. <bitOffset>7</bitOffset>
  21247. <bitWidth>1</bitWidth>
  21248. </field>
  21249. <field>
  21250. <name>ODR6</name>
  21251. <description>Port output data (y = 0..15)</description>
  21252. <bitOffset>6</bitOffset>
  21253. <bitWidth>1</bitWidth>
  21254. </field>
  21255. <field>
  21256. <name>ODR5</name>
  21257. <description>Port output data (y = 0..15)</description>
  21258. <bitOffset>5</bitOffset>
  21259. <bitWidth>1</bitWidth>
  21260. </field>
  21261. <field>
  21262. <name>ODR4</name>
  21263. <description>Port output data (y = 0..15)</description>
  21264. <bitOffset>4</bitOffset>
  21265. <bitWidth>1</bitWidth>
  21266. </field>
  21267. <field>
  21268. <name>ODR3</name>
  21269. <description>Port output data (y = 0..15)</description>
  21270. <bitOffset>3</bitOffset>
  21271. <bitWidth>1</bitWidth>
  21272. </field>
  21273. <field>
  21274. <name>ODR2</name>
  21275. <description>Port output data (y = 0..15)</description>
  21276. <bitOffset>2</bitOffset>
  21277. <bitWidth>1</bitWidth>
  21278. </field>
  21279. <field>
  21280. <name>ODR1</name>
  21281. <description>Port output data (y = 0..15)</description>
  21282. <bitOffset>1</bitOffset>
  21283. <bitWidth>1</bitWidth>
  21284. </field>
  21285. <field>
  21286. <name>ODR0</name>
  21287. <description>Port output data (y = 0..15)</description>
  21288. <bitOffset>0</bitOffset>
  21289. <bitWidth>1</bitWidth>
  21290. </field>
  21291. </fields>
  21292. </register>
  21293. <register>
  21294. <name>BSRR</name>
  21295. <displayName>BSRR</displayName>
  21296. <description>GPIO port bit set/reset register</description>
  21297. <addressOffset>0x18</addressOffset>
  21298. <size>0x20</size>
  21299. <access>write-only</access>
  21300. <resetValue>0x00000000</resetValue>
  21301. <fields>
  21302. <field>
  21303. <name>BR15</name>
  21304. <description>Port x reset bit y (y = 0..15)</description>
  21305. <bitOffset>31</bitOffset>
  21306. <bitWidth>1</bitWidth>
  21307. </field>
  21308. <field>
  21309. <name>BR14</name>
  21310. <description>Port x reset bit y (y = 0..15)</description>
  21311. <bitOffset>30</bitOffset>
  21312. <bitWidth>1</bitWidth>
  21313. </field>
  21314. <field>
  21315. <name>BR13</name>
  21316. <description>Port x reset bit y (y = 0..15)</description>
  21317. <bitOffset>29</bitOffset>
  21318. <bitWidth>1</bitWidth>
  21319. </field>
  21320. <field>
  21321. <name>BR12</name>
  21322. <description>Port x reset bit y (y = 0..15)</description>
  21323. <bitOffset>28</bitOffset>
  21324. <bitWidth>1</bitWidth>
  21325. </field>
  21326. <field>
  21327. <name>BR11</name>
  21328. <description>Port x reset bit y (y = 0..15)</description>
  21329. <bitOffset>27</bitOffset>
  21330. <bitWidth>1</bitWidth>
  21331. </field>
  21332. <field>
  21333. <name>BR10</name>
  21334. <description>Port x reset bit y (y = 0..15)</description>
  21335. <bitOffset>26</bitOffset>
  21336. <bitWidth>1</bitWidth>
  21337. </field>
  21338. <field>
  21339. <name>BR9</name>
  21340. <description>Port x reset bit y (y = 0..15)</description>
  21341. <bitOffset>25</bitOffset>
  21342. <bitWidth>1</bitWidth>
  21343. </field>
  21344. <field>
  21345. <name>BR8</name>
  21346. <description>Port x reset bit y (y = 0..15)</description>
  21347. <bitOffset>24</bitOffset>
  21348. <bitWidth>1</bitWidth>
  21349. </field>
  21350. <field>
  21351. <name>BR7</name>
  21352. <description>Port x reset bit y (y = 0..15)</description>
  21353. <bitOffset>23</bitOffset>
  21354. <bitWidth>1</bitWidth>
  21355. </field>
  21356. <field>
  21357. <name>BR6</name>
  21358. <description>Port x reset bit y (y = 0..15)</description>
  21359. <bitOffset>22</bitOffset>
  21360. <bitWidth>1</bitWidth>
  21361. </field>
  21362. <field>
  21363. <name>BR5</name>
  21364. <description>Port x reset bit y (y = 0..15)</description>
  21365. <bitOffset>21</bitOffset>
  21366. <bitWidth>1</bitWidth>
  21367. </field>
  21368. <field>
  21369. <name>BR4</name>
  21370. <description>Port x reset bit y (y = 0..15)</description>
  21371. <bitOffset>20</bitOffset>
  21372. <bitWidth>1</bitWidth>
  21373. </field>
  21374. <field>
  21375. <name>BR3</name>
  21376. <description>Port x reset bit y (y = 0..15)</description>
  21377. <bitOffset>19</bitOffset>
  21378. <bitWidth>1</bitWidth>
  21379. </field>
  21380. <field>
  21381. <name>BR2</name>
  21382. <description>Port x reset bit y (y = 0..15)</description>
  21383. <bitOffset>18</bitOffset>
  21384. <bitWidth>1</bitWidth>
  21385. </field>
  21386. <field>
  21387. <name>BR1</name>
  21388. <description>Port x reset bit y (y = 0..15)</description>
  21389. <bitOffset>17</bitOffset>
  21390. <bitWidth>1</bitWidth>
  21391. </field>
  21392. <field>
  21393. <name>BR0</name>
  21394. <description>Port x set bit y (y= 0..15)</description>
  21395. <bitOffset>16</bitOffset>
  21396. <bitWidth>1</bitWidth>
  21397. </field>
  21398. <field>
  21399. <name>BS15</name>
  21400. <description>Port x set bit y (y= 0..15)</description>
  21401. <bitOffset>15</bitOffset>
  21402. <bitWidth>1</bitWidth>
  21403. </field>
  21404. <field>
  21405. <name>BS14</name>
  21406. <description>Port x set bit y (y= 0..15)</description>
  21407. <bitOffset>14</bitOffset>
  21408. <bitWidth>1</bitWidth>
  21409. </field>
  21410. <field>
  21411. <name>BS13</name>
  21412. <description>Port x set bit y (y= 0..15)</description>
  21413. <bitOffset>13</bitOffset>
  21414. <bitWidth>1</bitWidth>
  21415. </field>
  21416. <field>
  21417. <name>BS12</name>
  21418. <description>Port x set bit y (y= 0..15)</description>
  21419. <bitOffset>12</bitOffset>
  21420. <bitWidth>1</bitWidth>
  21421. </field>
  21422. <field>
  21423. <name>BS11</name>
  21424. <description>Port x set bit y (y= 0..15)</description>
  21425. <bitOffset>11</bitOffset>
  21426. <bitWidth>1</bitWidth>
  21427. </field>
  21428. <field>
  21429. <name>BS10</name>
  21430. <description>Port x set bit y (y= 0..15)</description>
  21431. <bitOffset>10</bitOffset>
  21432. <bitWidth>1</bitWidth>
  21433. </field>
  21434. <field>
  21435. <name>BS9</name>
  21436. <description>Port x set bit y (y= 0..15)</description>
  21437. <bitOffset>9</bitOffset>
  21438. <bitWidth>1</bitWidth>
  21439. </field>
  21440. <field>
  21441. <name>BS8</name>
  21442. <description>Port x set bit y (y= 0..15)</description>
  21443. <bitOffset>8</bitOffset>
  21444. <bitWidth>1</bitWidth>
  21445. </field>
  21446. <field>
  21447. <name>BS7</name>
  21448. <description>Port x set bit y (y= 0..15)</description>
  21449. <bitOffset>7</bitOffset>
  21450. <bitWidth>1</bitWidth>
  21451. </field>
  21452. <field>
  21453. <name>BS6</name>
  21454. <description>Port x set bit y (y= 0..15)</description>
  21455. <bitOffset>6</bitOffset>
  21456. <bitWidth>1</bitWidth>
  21457. </field>
  21458. <field>
  21459. <name>BS5</name>
  21460. <description>Port x set bit y (y= 0..15)</description>
  21461. <bitOffset>5</bitOffset>
  21462. <bitWidth>1</bitWidth>
  21463. </field>
  21464. <field>
  21465. <name>BS4</name>
  21466. <description>Port x set bit y (y= 0..15)</description>
  21467. <bitOffset>4</bitOffset>
  21468. <bitWidth>1</bitWidth>
  21469. </field>
  21470. <field>
  21471. <name>BS3</name>
  21472. <description>Port x set bit y (y= 0..15)</description>
  21473. <bitOffset>3</bitOffset>
  21474. <bitWidth>1</bitWidth>
  21475. </field>
  21476. <field>
  21477. <name>BS2</name>
  21478. <description>Port x set bit y (y= 0..15)</description>
  21479. <bitOffset>2</bitOffset>
  21480. <bitWidth>1</bitWidth>
  21481. </field>
  21482. <field>
  21483. <name>BS1</name>
  21484. <description>Port x set bit y (y= 0..15)</description>
  21485. <bitOffset>1</bitOffset>
  21486. <bitWidth>1</bitWidth>
  21487. </field>
  21488. <field>
  21489. <name>BS0</name>
  21490. <description>Port x set bit y (y= 0..15)</description>
  21491. <bitOffset>0</bitOffset>
  21492. <bitWidth>1</bitWidth>
  21493. </field>
  21494. </fields>
  21495. </register>
  21496. <register>
  21497. <name>LCKR</name>
  21498. <displayName>LCKR</displayName>
  21499. <description>GPIO port configuration lock register</description>
  21500. <addressOffset>0x1C</addressOffset>
  21501. <size>0x20</size>
  21502. <access>read-write</access>
  21503. <resetValue>0x00000000</resetValue>
  21504. <fields>
  21505. <field>
  21506. <name>LCKK</name>
  21507. <description>Port x lock bit y (y= 0..15)</description>
  21508. <bitOffset>16</bitOffset>
  21509. <bitWidth>1</bitWidth>
  21510. </field>
  21511. <field>
  21512. <name>LCK15</name>
  21513. <description>Port x lock bit y (y= 0..15)</description>
  21514. <bitOffset>15</bitOffset>
  21515. <bitWidth>1</bitWidth>
  21516. </field>
  21517. <field>
  21518. <name>LCK14</name>
  21519. <description>Port x lock bit y (y= 0..15)</description>
  21520. <bitOffset>14</bitOffset>
  21521. <bitWidth>1</bitWidth>
  21522. </field>
  21523. <field>
  21524. <name>LCK13</name>
  21525. <description>Port x lock bit y (y= 0..15)</description>
  21526. <bitOffset>13</bitOffset>
  21527. <bitWidth>1</bitWidth>
  21528. </field>
  21529. <field>
  21530. <name>LCK12</name>
  21531. <description>Port x lock bit y (y= 0..15)</description>
  21532. <bitOffset>12</bitOffset>
  21533. <bitWidth>1</bitWidth>
  21534. </field>
  21535. <field>
  21536. <name>LCK11</name>
  21537. <description>Port x lock bit y (y= 0..15)</description>
  21538. <bitOffset>11</bitOffset>
  21539. <bitWidth>1</bitWidth>
  21540. </field>
  21541. <field>
  21542. <name>LCK10</name>
  21543. <description>Port x lock bit y (y= 0..15)</description>
  21544. <bitOffset>10</bitOffset>
  21545. <bitWidth>1</bitWidth>
  21546. </field>
  21547. <field>
  21548. <name>LCK9</name>
  21549. <description>Port x lock bit y (y= 0..15)</description>
  21550. <bitOffset>9</bitOffset>
  21551. <bitWidth>1</bitWidth>
  21552. </field>
  21553. <field>
  21554. <name>LCK8</name>
  21555. <description>Port x lock bit y (y= 0..15)</description>
  21556. <bitOffset>8</bitOffset>
  21557. <bitWidth>1</bitWidth>
  21558. </field>
  21559. <field>
  21560. <name>LCK7</name>
  21561. <description>Port x lock bit y (y= 0..15)</description>
  21562. <bitOffset>7</bitOffset>
  21563. <bitWidth>1</bitWidth>
  21564. </field>
  21565. <field>
  21566. <name>LCK6</name>
  21567. <description>Port x lock bit y (y= 0..15)</description>
  21568. <bitOffset>6</bitOffset>
  21569. <bitWidth>1</bitWidth>
  21570. </field>
  21571. <field>
  21572. <name>LCK5</name>
  21573. <description>Port x lock bit y (y= 0..15)</description>
  21574. <bitOffset>5</bitOffset>
  21575. <bitWidth>1</bitWidth>
  21576. </field>
  21577. <field>
  21578. <name>LCK4</name>
  21579. <description>Port x lock bit y (y= 0..15)</description>
  21580. <bitOffset>4</bitOffset>
  21581. <bitWidth>1</bitWidth>
  21582. </field>
  21583. <field>
  21584. <name>LCK3</name>
  21585. <description>Port x lock bit y (y= 0..15)</description>
  21586. <bitOffset>3</bitOffset>
  21587. <bitWidth>1</bitWidth>
  21588. </field>
  21589. <field>
  21590. <name>LCK2</name>
  21591. <description>Port x lock bit y (y= 0..15)</description>
  21592. <bitOffset>2</bitOffset>
  21593. <bitWidth>1</bitWidth>
  21594. </field>
  21595. <field>
  21596. <name>LCK1</name>
  21597. <description>Port x lock bit y (y= 0..15)</description>
  21598. <bitOffset>1</bitOffset>
  21599. <bitWidth>1</bitWidth>
  21600. </field>
  21601. <field>
  21602. <name>LCK0</name>
  21603. <description>Port x lock bit y (y= 0..15)</description>
  21604. <bitOffset>0</bitOffset>
  21605. <bitWidth>1</bitWidth>
  21606. </field>
  21607. </fields>
  21608. </register>
  21609. <register>
  21610. <name>AFRL</name>
  21611. <displayName>AFRL</displayName>
  21612. <description>GPIO alternate function low register</description>
  21613. <addressOffset>0x20</addressOffset>
  21614. <size>0x20</size>
  21615. <access>read-write</access>
  21616. <resetValue>0x00000000</resetValue>
  21617. <fields>
  21618. <field>
  21619. <name>AFSEL7</name>
  21620. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  21621. <bitOffset>28</bitOffset>
  21622. <bitWidth>4</bitWidth>
  21623. </field>
  21624. <field>
  21625. <name>AFSEL6</name>
  21626. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  21627. <bitOffset>24</bitOffset>
  21628. <bitWidth>4</bitWidth>
  21629. </field>
  21630. <field>
  21631. <name>AFSEL5</name>
  21632. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  21633. <bitOffset>20</bitOffset>
  21634. <bitWidth>4</bitWidth>
  21635. </field>
  21636. <field>
  21637. <name>AFSEL4</name>
  21638. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  21639. <bitOffset>16</bitOffset>
  21640. <bitWidth>4</bitWidth>
  21641. </field>
  21642. <field>
  21643. <name>AFSEL3</name>
  21644. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  21645. <bitOffset>12</bitOffset>
  21646. <bitWidth>4</bitWidth>
  21647. </field>
  21648. <field>
  21649. <name>AFSEL2</name>
  21650. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  21651. <bitOffset>8</bitOffset>
  21652. <bitWidth>4</bitWidth>
  21653. </field>
  21654. <field>
  21655. <name>AFSEL1</name>
  21656. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  21657. <bitOffset>4</bitOffset>
  21658. <bitWidth>4</bitWidth>
  21659. </field>
  21660. <field>
  21661. <name>AFSEL0</name>
  21662. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  21663. <bitOffset>0</bitOffset>
  21664. <bitWidth>4</bitWidth>
  21665. </field>
  21666. </fields>
  21667. </register>
  21668. <register>
  21669. <name>AFRH</name>
  21670. <displayName>AFRH</displayName>
  21671. <description>GPIO alternate function high register</description>
  21672. <addressOffset>0x24</addressOffset>
  21673. <size>0x20</size>
  21674. <access>read-write</access>
  21675. <resetValue>0x00000000</resetValue>
  21676. <fields>
  21677. <field>
  21678. <name>AFSEL15</name>
  21679. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  21680. <bitOffset>28</bitOffset>
  21681. <bitWidth>4</bitWidth>
  21682. </field>
  21683. <field>
  21684. <name>AFSEL14</name>
  21685. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  21686. <bitOffset>24</bitOffset>
  21687. <bitWidth>4</bitWidth>
  21688. </field>
  21689. <field>
  21690. <name>AFSEL13</name>
  21691. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  21692. <bitOffset>20</bitOffset>
  21693. <bitWidth>4</bitWidth>
  21694. </field>
  21695. <field>
  21696. <name>AFSEL12</name>
  21697. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  21698. <bitOffset>16</bitOffset>
  21699. <bitWidth>4</bitWidth>
  21700. </field>
  21701. <field>
  21702. <name>AFSEL11</name>
  21703. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  21704. <bitOffset>12</bitOffset>
  21705. <bitWidth>4</bitWidth>
  21706. </field>
  21707. <field>
  21708. <name>AFSEL10</name>
  21709. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  21710. <bitOffset>8</bitOffset>
  21711. <bitWidth>4</bitWidth>
  21712. </field>
  21713. <field>
  21714. <name>AFSEL9</name>
  21715. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  21716. <bitOffset>4</bitOffset>
  21717. <bitWidth>4</bitWidth>
  21718. </field>
  21719. <field>
  21720. <name>AFSEL8</name>
  21721. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  21722. <bitOffset>0</bitOffset>
  21723. <bitWidth>4</bitWidth>
  21724. </field>
  21725. </fields>
  21726. </register>
  21727. <register>
  21728. <name>BRR</name>
  21729. <displayName>BRR</displayName>
  21730. <description>port bit reset register</description>
  21731. <addressOffset>0x28</addressOffset>
  21732. <size>0x20</size>
  21733. <access>write-only</access>
  21734. <resetValue>0x00000000</resetValue>
  21735. <fields>
  21736. <field>
  21737. <name>BR0</name>
  21738. <description>Port Reset bit</description>
  21739. <bitOffset>0</bitOffset>
  21740. <bitWidth>1</bitWidth>
  21741. </field>
  21742. <field>
  21743. <name>BR1</name>
  21744. <description>Port Reset bit</description>
  21745. <bitOffset>1</bitOffset>
  21746. <bitWidth>1</bitWidth>
  21747. </field>
  21748. <field>
  21749. <name>BR2</name>
  21750. <description>Port Reset bit</description>
  21751. <bitOffset>2</bitOffset>
  21752. <bitWidth>1</bitWidth>
  21753. </field>
  21754. <field>
  21755. <name>BR3</name>
  21756. <description>Port Reset bit</description>
  21757. <bitOffset>3</bitOffset>
  21758. <bitWidth>1</bitWidth>
  21759. </field>
  21760. <field>
  21761. <name>BR4</name>
  21762. <description>Port Reset bit</description>
  21763. <bitOffset>4</bitOffset>
  21764. <bitWidth>1</bitWidth>
  21765. </field>
  21766. <field>
  21767. <name>BR5</name>
  21768. <description>Port Reset bit</description>
  21769. <bitOffset>5</bitOffset>
  21770. <bitWidth>1</bitWidth>
  21771. </field>
  21772. <field>
  21773. <name>BR6</name>
  21774. <description>Port Reset bit</description>
  21775. <bitOffset>6</bitOffset>
  21776. <bitWidth>1</bitWidth>
  21777. </field>
  21778. <field>
  21779. <name>BR7</name>
  21780. <description>Port Reset bit</description>
  21781. <bitOffset>7</bitOffset>
  21782. <bitWidth>1</bitWidth>
  21783. </field>
  21784. <field>
  21785. <name>BR8</name>
  21786. <description>Port Reset bit</description>
  21787. <bitOffset>8</bitOffset>
  21788. <bitWidth>1</bitWidth>
  21789. </field>
  21790. <field>
  21791. <name>BR9</name>
  21792. <description>Port Reset bit</description>
  21793. <bitOffset>9</bitOffset>
  21794. <bitWidth>1</bitWidth>
  21795. </field>
  21796. <field>
  21797. <name>BR10</name>
  21798. <description>Port Reset bit</description>
  21799. <bitOffset>10</bitOffset>
  21800. <bitWidth>1</bitWidth>
  21801. </field>
  21802. <field>
  21803. <name>BR11</name>
  21804. <description>Port Reset bit</description>
  21805. <bitOffset>11</bitOffset>
  21806. <bitWidth>1</bitWidth>
  21807. </field>
  21808. <field>
  21809. <name>BR12</name>
  21810. <description>Port Reset bit</description>
  21811. <bitOffset>12</bitOffset>
  21812. <bitWidth>1</bitWidth>
  21813. </field>
  21814. <field>
  21815. <name>BR13</name>
  21816. <description>Port Reset bit</description>
  21817. <bitOffset>13</bitOffset>
  21818. <bitWidth>1</bitWidth>
  21819. </field>
  21820. <field>
  21821. <name>BR14</name>
  21822. <description>Port Reset bit</description>
  21823. <bitOffset>14</bitOffset>
  21824. <bitWidth>1</bitWidth>
  21825. </field>
  21826. <field>
  21827. <name>BR15</name>
  21828. <description>Port Reset bit</description>
  21829. <bitOffset>15</bitOffset>
  21830. <bitWidth>1</bitWidth>
  21831. </field>
  21832. </fields>
  21833. </register>
  21834. </registers>
  21835. </peripheral>
  21836. <peripheral>
  21837. <name>GPIOC</name>
  21838. <description>General-purpose I/Os</description>
  21839. <groupName>GPIO</groupName>
  21840. <baseAddress>0x48000800</baseAddress>
  21841. <addressBlock>
  21842. <offset>0x0</offset>
  21843. <size>0x400</size>
  21844. <usage>registers</usage>
  21845. </addressBlock>
  21846. <registers>
  21847. <register>
  21848. <name>MODER</name>
  21849. <displayName>MODER</displayName>
  21850. <description>GPIO port mode register</description>
  21851. <addressOffset>0x0</addressOffset>
  21852. <size>0x20</size>
  21853. <access>read-write</access>
  21854. <resetValue>0xFFFFFFFF</resetValue>
  21855. <fields>
  21856. <field>
  21857. <name>MODER15</name>
  21858. <description>Port x configuration bits (y = 0..15)</description>
  21859. <bitOffset>30</bitOffset>
  21860. <bitWidth>2</bitWidth>
  21861. </field>
  21862. <field>
  21863. <name>MODER14</name>
  21864. <description>Port x configuration bits (y = 0..15)</description>
  21865. <bitOffset>28</bitOffset>
  21866. <bitWidth>2</bitWidth>
  21867. </field>
  21868. <field>
  21869. <name>MODER13</name>
  21870. <description>Port x configuration bits (y = 0..15)</description>
  21871. <bitOffset>26</bitOffset>
  21872. <bitWidth>2</bitWidth>
  21873. </field>
  21874. <field>
  21875. <name>MODER12</name>
  21876. <description>Port x configuration bits (y = 0..15)</description>
  21877. <bitOffset>24</bitOffset>
  21878. <bitWidth>2</bitWidth>
  21879. </field>
  21880. <field>
  21881. <name>MODER11</name>
  21882. <description>Port x configuration bits (y = 0..15)</description>
  21883. <bitOffset>22</bitOffset>
  21884. <bitWidth>2</bitWidth>
  21885. </field>
  21886. <field>
  21887. <name>MODER10</name>
  21888. <description>Port x configuration bits (y = 0..15)</description>
  21889. <bitOffset>20</bitOffset>
  21890. <bitWidth>2</bitWidth>
  21891. </field>
  21892. <field>
  21893. <name>MODER9</name>
  21894. <description>Port x configuration bits (y = 0..15)</description>
  21895. <bitOffset>18</bitOffset>
  21896. <bitWidth>2</bitWidth>
  21897. </field>
  21898. <field>
  21899. <name>MODER8</name>
  21900. <description>Port x configuration bits (y = 0..15)</description>
  21901. <bitOffset>16</bitOffset>
  21902. <bitWidth>2</bitWidth>
  21903. </field>
  21904. <field>
  21905. <name>MODER7</name>
  21906. <description>Port x configuration bits (y = 0..15)</description>
  21907. <bitOffset>14</bitOffset>
  21908. <bitWidth>2</bitWidth>
  21909. </field>
  21910. <field>
  21911. <name>MODER6</name>
  21912. <description>Port x configuration bits (y = 0..15)</description>
  21913. <bitOffset>12</bitOffset>
  21914. <bitWidth>2</bitWidth>
  21915. </field>
  21916. <field>
  21917. <name>MODER5</name>
  21918. <description>Port x configuration bits (y = 0..15)</description>
  21919. <bitOffset>10</bitOffset>
  21920. <bitWidth>2</bitWidth>
  21921. </field>
  21922. <field>
  21923. <name>MODER4</name>
  21924. <description>Port x configuration bits (y = 0..15)</description>
  21925. <bitOffset>8</bitOffset>
  21926. <bitWidth>2</bitWidth>
  21927. </field>
  21928. <field>
  21929. <name>MODER3</name>
  21930. <description>Port x configuration bits (y = 0..15)</description>
  21931. <bitOffset>6</bitOffset>
  21932. <bitWidth>2</bitWidth>
  21933. </field>
  21934. <field>
  21935. <name>MODER2</name>
  21936. <description>Port x configuration bits (y = 0..15)</description>
  21937. <bitOffset>4</bitOffset>
  21938. <bitWidth>2</bitWidth>
  21939. </field>
  21940. <field>
  21941. <name>MODER1</name>
  21942. <description>Port x configuration bits (y = 0..15)</description>
  21943. <bitOffset>2</bitOffset>
  21944. <bitWidth>2</bitWidth>
  21945. </field>
  21946. <field>
  21947. <name>MODER0</name>
  21948. <description>Port x configuration bits (y = 0..15)</description>
  21949. <bitOffset>0</bitOffset>
  21950. <bitWidth>2</bitWidth>
  21951. </field>
  21952. </fields>
  21953. </register>
  21954. <register>
  21955. <name>OTYPER</name>
  21956. <displayName>OTYPER</displayName>
  21957. <description>GPIO port output type register</description>
  21958. <addressOffset>0x4</addressOffset>
  21959. <size>0x20</size>
  21960. <access>read-write</access>
  21961. <resetValue>0x00000000</resetValue>
  21962. <fields>
  21963. <field>
  21964. <name>OT15</name>
  21965. <description>Port x configuration bits (y = 0..15)</description>
  21966. <bitOffset>15</bitOffset>
  21967. <bitWidth>1</bitWidth>
  21968. </field>
  21969. <field>
  21970. <name>OT14</name>
  21971. <description>Port x configuration bits (y = 0..15)</description>
  21972. <bitOffset>14</bitOffset>
  21973. <bitWidth>1</bitWidth>
  21974. </field>
  21975. <field>
  21976. <name>OT13</name>
  21977. <description>Port x configuration bits (y = 0..15)</description>
  21978. <bitOffset>13</bitOffset>
  21979. <bitWidth>1</bitWidth>
  21980. </field>
  21981. <field>
  21982. <name>OT12</name>
  21983. <description>Port x configuration bits (y = 0..15)</description>
  21984. <bitOffset>12</bitOffset>
  21985. <bitWidth>1</bitWidth>
  21986. </field>
  21987. <field>
  21988. <name>OT11</name>
  21989. <description>Port x configuration bits (y = 0..15)</description>
  21990. <bitOffset>11</bitOffset>
  21991. <bitWidth>1</bitWidth>
  21992. </field>
  21993. <field>
  21994. <name>OT10</name>
  21995. <description>Port x configuration bits (y = 0..15)</description>
  21996. <bitOffset>10</bitOffset>
  21997. <bitWidth>1</bitWidth>
  21998. </field>
  21999. <field>
  22000. <name>OT9</name>
  22001. <description>Port x configuration bits (y = 0..15)</description>
  22002. <bitOffset>9</bitOffset>
  22003. <bitWidth>1</bitWidth>
  22004. </field>
  22005. <field>
  22006. <name>OT8</name>
  22007. <description>Port x configuration bits (y = 0..15)</description>
  22008. <bitOffset>8</bitOffset>
  22009. <bitWidth>1</bitWidth>
  22010. </field>
  22011. <field>
  22012. <name>OT7</name>
  22013. <description>Port x configuration bits (y = 0..15)</description>
  22014. <bitOffset>7</bitOffset>
  22015. <bitWidth>1</bitWidth>
  22016. </field>
  22017. <field>
  22018. <name>OT6</name>
  22019. <description>Port x configuration bits (y = 0..15)</description>
  22020. <bitOffset>6</bitOffset>
  22021. <bitWidth>1</bitWidth>
  22022. </field>
  22023. <field>
  22024. <name>OT5</name>
  22025. <description>Port x configuration bits (y = 0..15)</description>
  22026. <bitOffset>5</bitOffset>
  22027. <bitWidth>1</bitWidth>
  22028. </field>
  22029. <field>
  22030. <name>OT4</name>
  22031. <description>Port x configuration bits (y = 0..15)</description>
  22032. <bitOffset>4</bitOffset>
  22033. <bitWidth>1</bitWidth>
  22034. </field>
  22035. <field>
  22036. <name>OT3</name>
  22037. <description>Port x configuration bits (y = 0..15)</description>
  22038. <bitOffset>3</bitOffset>
  22039. <bitWidth>1</bitWidth>
  22040. </field>
  22041. <field>
  22042. <name>OT2</name>
  22043. <description>Port x configuration bits (y = 0..15)</description>
  22044. <bitOffset>2</bitOffset>
  22045. <bitWidth>1</bitWidth>
  22046. </field>
  22047. <field>
  22048. <name>OT1</name>
  22049. <description>Port x configuration bits (y = 0..15)</description>
  22050. <bitOffset>1</bitOffset>
  22051. <bitWidth>1</bitWidth>
  22052. </field>
  22053. <field>
  22054. <name>OT0</name>
  22055. <description>Port x configuration bits (y = 0..15)</description>
  22056. <bitOffset>0</bitOffset>
  22057. <bitWidth>1</bitWidth>
  22058. </field>
  22059. </fields>
  22060. </register>
  22061. <register>
  22062. <name>OSPEEDR</name>
  22063. <displayName>OSPEEDR</displayName>
  22064. <description>GPIO port output speed register</description>
  22065. <addressOffset>0x8</addressOffset>
  22066. <size>0x20</size>
  22067. <access>read-write</access>
  22068. <resetValue>0x000000C0</resetValue>
  22069. <fields>
  22070. <field>
  22071. <name>OSPEEDR15</name>
  22072. <description>Port x configuration bits (y = 0..15)</description>
  22073. <bitOffset>30</bitOffset>
  22074. <bitWidth>2</bitWidth>
  22075. </field>
  22076. <field>
  22077. <name>OSPEEDR14</name>
  22078. <description>Port x configuration bits (y = 0..15)</description>
  22079. <bitOffset>28</bitOffset>
  22080. <bitWidth>2</bitWidth>
  22081. </field>
  22082. <field>
  22083. <name>OSPEEDR13</name>
  22084. <description>Port x configuration bits (y = 0..15)</description>
  22085. <bitOffset>26</bitOffset>
  22086. <bitWidth>2</bitWidth>
  22087. </field>
  22088. <field>
  22089. <name>OSPEEDR12</name>
  22090. <description>Port x configuration bits (y = 0..15)</description>
  22091. <bitOffset>24</bitOffset>
  22092. <bitWidth>2</bitWidth>
  22093. </field>
  22094. <field>
  22095. <name>OSPEEDR11</name>
  22096. <description>Port x configuration bits (y = 0..15)</description>
  22097. <bitOffset>22</bitOffset>
  22098. <bitWidth>2</bitWidth>
  22099. </field>
  22100. <field>
  22101. <name>OSPEEDR10</name>
  22102. <description>Port x configuration bits (y = 0..15)</description>
  22103. <bitOffset>20</bitOffset>
  22104. <bitWidth>2</bitWidth>
  22105. </field>
  22106. <field>
  22107. <name>OSPEEDR9</name>
  22108. <description>Port x configuration bits (y = 0..15)</description>
  22109. <bitOffset>18</bitOffset>
  22110. <bitWidth>2</bitWidth>
  22111. </field>
  22112. <field>
  22113. <name>OSPEEDR8</name>
  22114. <description>Port x configuration bits (y = 0..15)</description>
  22115. <bitOffset>16</bitOffset>
  22116. <bitWidth>2</bitWidth>
  22117. </field>
  22118. <field>
  22119. <name>OSPEEDR7</name>
  22120. <description>Port x configuration bits (y = 0..15)</description>
  22121. <bitOffset>14</bitOffset>
  22122. <bitWidth>2</bitWidth>
  22123. </field>
  22124. <field>
  22125. <name>OSPEEDR6</name>
  22126. <description>Port x configuration bits (y = 0..15)</description>
  22127. <bitOffset>12</bitOffset>
  22128. <bitWidth>2</bitWidth>
  22129. </field>
  22130. <field>
  22131. <name>OSPEEDR5</name>
  22132. <description>Port x configuration bits (y = 0..15)</description>
  22133. <bitOffset>10</bitOffset>
  22134. <bitWidth>2</bitWidth>
  22135. </field>
  22136. <field>
  22137. <name>OSPEEDR4</name>
  22138. <description>Port x configuration bits (y = 0..15)</description>
  22139. <bitOffset>8</bitOffset>
  22140. <bitWidth>2</bitWidth>
  22141. </field>
  22142. <field>
  22143. <name>OSPEEDR3</name>
  22144. <description>Port x configuration bits (y = 0..15)</description>
  22145. <bitOffset>6</bitOffset>
  22146. <bitWidth>2</bitWidth>
  22147. </field>
  22148. <field>
  22149. <name>OSPEEDR2</name>
  22150. <description>Port x configuration bits (y = 0..15)</description>
  22151. <bitOffset>4</bitOffset>
  22152. <bitWidth>2</bitWidth>
  22153. </field>
  22154. <field>
  22155. <name>OSPEEDR1</name>
  22156. <description>Port x configuration bits (y = 0..15)</description>
  22157. <bitOffset>2</bitOffset>
  22158. <bitWidth>2</bitWidth>
  22159. </field>
  22160. <field>
  22161. <name>OSPEEDR0</name>
  22162. <description>Port x configuration bits (y = 0..15)</description>
  22163. <bitOffset>0</bitOffset>
  22164. <bitWidth>2</bitWidth>
  22165. </field>
  22166. </fields>
  22167. </register>
  22168. <register>
  22169. <name>PUPDR</name>
  22170. <displayName>PUPDR</displayName>
  22171. <description>GPIO port pull-up/pull-down register</description>
  22172. <addressOffset>0xC</addressOffset>
  22173. <size>0x20</size>
  22174. <access>read-write</access>
  22175. <resetValue>0x00000100</resetValue>
  22176. <fields>
  22177. <field>
  22178. <name>PUPDR15</name>
  22179. <description>Port x configuration bits (y = 0..15)</description>
  22180. <bitOffset>30</bitOffset>
  22181. <bitWidth>2</bitWidth>
  22182. </field>
  22183. <field>
  22184. <name>PUPDR14</name>
  22185. <description>Port x configuration bits (y = 0..15)</description>
  22186. <bitOffset>28</bitOffset>
  22187. <bitWidth>2</bitWidth>
  22188. </field>
  22189. <field>
  22190. <name>PUPDR13</name>
  22191. <description>Port x configuration bits (y = 0..15)</description>
  22192. <bitOffset>26</bitOffset>
  22193. <bitWidth>2</bitWidth>
  22194. </field>
  22195. <field>
  22196. <name>PUPDR12</name>
  22197. <description>Port x configuration bits (y = 0..15)</description>
  22198. <bitOffset>24</bitOffset>
  22199. <bitWidth>2</bitWidth>
  22200. </field>
  22201. <field>
  22202. <name>PUPDR11</name>
  22203. <description>Port x configuration bits (y = 0..15)</description>
  22204. <bitOffset>22</bitOffset>
  22205. <bitWidth>2</bitWidth>
  22206. </field>
  22207. <field>
  22208. <name>PUPDR10</name>
  22209. <description>Port x configuration bits (y = 0..15)</description>
  22210. <bitOffset>20</bitOffset>
  22211. <bitWidth>2</bitWidth>
  22212. </field>
  22213. <field>
  22214. <name>PUPDR9</name>
  22215. <description>Port x configuration bits (y = 0..15)</description>
  22216. <bitOffset>18</bitOffset>
  22217. <bitWidth>2</bitWidth>
  22218. </field>
  22219. <field>
  22220. <name>PUPDR8</name>
  22221. <description>Port x configuration bits (y = 0..15)</description>
  22222. <bitOffset>16</bitOffset>
  22223. <bitWidth>2</bitWidth>
  22224. </field>
  22225. <field>
  22226. <name>PUPDR7</name>
  22227. <description>Port x configuration bits (y = 0..15)</description>
  22228. <bitOffset>14</bitOffset>
  22229. <bitWidth>2</bitWidth>
  22230. </field>
  22231. <field>
  22232. <name>PUPDR6</name>
  22233. <description>Port x configuration bits (y = 0..15)</description>
  22234. <bitOffset>12</bitOffset>
  22235. <bitWidth>2</bitWidth>
  22236. </field>
  22237. <field>
  22238. <name>PUPDR5</name>
  22239. <description>Port x configuration bits (y = 0..15)</description>
  22240. <bitOffset>10</bitOffset>
  22241. <bitWidth>2</bitWidth>
  22242. </field>
  22243. <field>
  22244. <name>PUPDR4</name>
  22245. <description>Port x configuration bits (y = 0..15)</description>
  22246. <bitOffset>8</bitOffset>
  22247. <bitWidth>2</bitWidth>
  22248. </field>
  22249. <field>
  22250. <name>PUPDR3</name>
  22251. <description>Port x configuration bits (y = 0..15)</description>
  22252. <bitOffset>6</bitOffset>
  22253. <bitWidth>2</bitWidth>
  22254. </field>
  22255. <field>
  22256. <name>PUPDR2</name>
  22257. <description>Port x configuration bits (y = 0..15)</description>
  22258. <bitOffset>4</bitOffset>
  22259. <bitWidth>2</bitWidth>
  22260. </field>
  22261. <field>
  22262. <name>PUPDR1</name>
  22263. <description>Port x configuration bits (y = 0..15)</description>
  22264. <bitOffset>2</bitOffset>
  22265. <bitWidth>2</bitWidth>
  22266. </field>
  22267. <field>
  22268. <name>PUPDR0</name>
  22269. <description>Port x configuration bits (y = 0..15)</description>
  22270. <bitOffset>0</bitOffset>
  22271. <bitWidth>2</bitWidth>
  22272. </field>
  22273. </fields>
  22274. </register>
  22275. <register>
  22276. <name>IDR</name>
  22277. <displayName>IDR</displayName>
  22278. <description>GPIO port input data register</description>
  22279. <addressOffset>0x10</addressOffset>
  22280. <size>0x20</size>
  22281. <access>read-only</access>
  22282. <resetValue>0x00000000</resetValue>
  22283. <fields>
  22284. <field>
  22285. <name>IDR15</name>
  22286. <description>Port input data (y = 0..15)</description>
  22287. <bitOffset>15</bitOffset>
  22288. <bitWidth>1</bitWidth>
  22289. </field>
  22290. <field>
  22291. <name>IDR14</name>
  22292. <description>Port input data (y = 0..15)</description>
  22293. <bitOffset>14</bitOffset>
  22294. <bitWidth>1</bitWidth>
  22295. </field>
  22296. <field>
  22297. <name>IDR13</name>
  22298. <description>Port input data (y = 0..15)</description>
  22299. <bitOffset>13</bitOffset>
  22300. <bitWidth>1</bitWidth>
  22301. </field>
  22302. <field>
  22303. <name>IDR12</name>
  22304. <description>Port input data (y = 0..15)</description>
  22305. <bitOffset>12</bitOffset>
  22306. <bitWidth>1</bitWidth>
  22307. </field>
  22308. <field>
  22309. <name>IDR11</name>
  22310. <description>Port input data (y = 0..15)</description>
  22311. <bitOffset>11</bitOffset>
  22312. <bitWidth>1</bitWidth>
  22313. </field>
  22314. <field>
  22315. <name>IDR10</name>
  22316. <description>Port input data (y = 0..15)</description>
  22317. <bitOffset>10</bitOffset>
  22318. <bitWidth>1</bitWidth>
  22319. </field>
  22320. <field>
  22321. <name>IDR9</name>
  22322. <description>Port input data (y = 0..15)</description>
  22323. <bitOffset>9</bitOffset>
  22324. <bitWidth>1</bitWidth>
  22325. </field>
  22326. <field>
  22327. <name>IDR8</name>
  22328. <description>Port input data (y = 0..15)</description>
  22329. <bitOffset>8</bitOffset>
  22330. <bitWidth>1</bitWidth>
  22331. </field>
  22332. <field>
  22333. <name>IDR7</name>
  22334. <description>Port input data (y = 0..15)</description>
  22335. <bitOffset>7</bitOffset>
  22336. <bitWidth>1</bitWidth>
  22337. </field>
  22338. <field>
  22339. <name>IDR6</name>
  22340. <description>Port input data (y = 0..15)</description>
  22341. <bitOffset>6</bitOffset>
  22342. <bitWidth>1</bitWidth>
  22343. </field>
  22344. <field>
  22345. <name>IDR5</name>
  22346. <description>Port input data (y = 0..15)</description>
  22347. <bitOffset>5</bitOffset>
  22348. <bitWidth>1</bitWidth>
  22349. </field>
  22350. <field>
  22351. <name>IDR4</name>
  22352. <description>Port input data (y = 0..15)</description>
  22353. <bitOffset>4</bitOffset>
  22354. <bitWidth>1</bitWidth>
  22355. </field>
  22356. <field>
  22357. <name>IDR3</name>
  22358. <description>Port input data (y = 0..15)</description>
  22359. <bitOffset>3</bitOffset>
  22360. <bitWidth>1</bitWidth>
  22361. </field>
  22362. <field>
  22363. <name>IDR2</name>
  22364. <description>Port input data (y = 0..15)</description>
  22365. <bitOffset>2</bitOffset>
  22366. <bitWidth>1</bitWidth>
  22367. </field>
  22368. <field>
  22369. <name>IDR1</name>
  22370. <description>Port input data (y = 0..15)</description>
  22371. <bitOffset>1</bitOffset>
  22372. <bitWidth>1</bitWidth>
  22373. </field>
  22374. <field>
  22375. <name>IDR0</name>
  22376. <description>Port input data (y = 0..15)</description>
  22377. <bitOffset>0</bitOffset>
  22378. <bitWidth>1</bitWidth>
  22379. </field>
  22380. </fields>
  22381. </register>
  22382. <register>
  22383. <name>ODR</name>
  22384. <displayName>ODR</displayName>
  22385. <description>GPIO port output data register</description>
  22386. <addressOffset>0x14</addressOffset>
  22387. <size>0x20</size>
  22388. <access>read-write</access>
  22389. <resetValue>0x00000000</resetValue>
  22390. <fields>
  22391. <field>
  22392. <name>ODR15</name>
  22393. <description>Port output data (y = 0..15)</description>
  22394. <bitOffset>15</bitOffset>
  22395. <bitWidth>1</bitWidth>
  22396. </field>
  22397. <field>
  22398. <name>ODR14</name>
  22399. <description>Port output data (y = 0..15)</description>
  22400. <bitOffset>14</bitOffset>
  22401. <bitWidth>1</bitWidth>
  22402. </field>
  22403. <field>
  22404. <name>ODR13</name>
  22405. <description>Port output data (y = 0..15)</description>
  22406. <bitOffset>13</bitOffset>
  22407. <bitWidth>1</bitWidth>
  22408. </field>
  22409. <field>
  22410. <name>ODR12</name>
  22411. <description>Port output data (y = 0..15)</description>
  22412. <bitOffset>12</bitOffset>
  22413. <bitWidth>1</bitWidth>
  22414. </field>
  22415. <field>
  22416. <name>ODR11</name>
  22417. <description>Port output data (y = 0..15)</description>
  22418. <bitOffset>11</bitOffset>
  22419. <bitWidth>1</bitWidth>
  22420. </field>
  22421. <field>
  22422. <name>ODR10</name>
  22423. <description>Port output data (y = 0..15)</description>
  22424. <bitOffset>10</bitOffset>
  22425. <bitWidth>1</bitWidth>
  22426. </field>
  22427. <field>
  22428. <name>ODR9</name>
  22429. <description>Port output data (y = 0..15)</description>
  22430. <bitOffset>9</bitOffset>
  22431. <bitWidth>1</bitWidth>
  22432. </field>
  22433. <field>
  22434. <name>ODR8</name>
  22435. <description>Port output data (y = 0..15)</description>
  22436. <bitOffset>8</bitOffset>
  22437. <bitWidth>1</bitWidth>
  22438. </field>
  22439. <field>
  22440. <name>ODR7</name>
  22441. <description>Port output data (y = 0..15)</description>
  22442. <bitOffset>7</bitOffset>
  22443. <bitWidth>1</bitWidth>
  22444. </field>
  22445. <field>
  22446. <name>ODR6</name>
  22447. <description>Port output data (y = 0..15)</description>
  22448. <bitOffset>6</bitOffset>
  22449. <bitWidth>1</bitWidth>
  22450. </field>
  22451. <field>
  22452. <name>ODR5</name>
  22453. <description>Port output data (y = 0..15)</description>
  22454. <bitOffset>5</bitOffset>
  22455. <bitWidth>1</bitWidth>
  22456. </field>
  22457. <field>
  22458. <name>ODR4</name>
  22459. <description>Port output data (y = 0..15)</description>
  22460. <bitOffset>4</bitOffset>
  22461. <bitWidth>1</bitWidth>
  22462. </field>
  22463. <field>
  22464. <name>ODR3</name>
  22465. <description>Port output data (y = 0..15)</description>
  22466. <bitOffset>3</bitOffset>
  22467. <bitWidth>1</bitWidth>
  22468. </field>
  22469. <field>
  22470. <name>ODR2</name>
  22471. <description>Port output data (y = 0..15)</description>
  22472. <bitOffset>2</bitOffset>
  22473. <bitWidth>1</bitWidth>
  22474. </field>
  22475. <field>
  22476. <name>ODR1</name>
  22477. <description>Port output data (y = 0..15)</description>
  22478. <bitOffset>1</bitOffset>
  22479. <bitWidth>1</bitWidth>
  22480. </field>
  22481. <field>
  22482. <name>ODR0</name>
  22483. <description>Port output data (y = 0..15)</description>
  22484. <bitOffset>0</bitOffset>
  22485. <bitWidth>1</bitWidth>
  22486. </field>
  22487. </fields>
  22488. </register>
  22489. <register>
  22490. <name>BSRR</name>
  22491. <displayName>BSRR</displayName>
  22492. <description>GPIO port bit set/reset register</description>
  22493. <addressOffset>0x18</addressOffset>
  22494. <size>0x20</size>
  22495. <access>write-only</access>
  22496. <resetValue>0x00000000</resetValue>
  22497. <fields>
  22498. <field>
  22499. <name>BR15</name>
  22500. <description>Port x reset bit y (y = 0..15)</description>
  22501. <bitOffset>31</bitOffset>
  22502. <bitWidth>1</bitWidth>
  22503. </field>
  22504. <field>
  22505. <name>BR14</name>
  22506. <description>Port x reset bit y (y = 0..15)</description>
  22507. <bitOffset>30</bitOffset>
  22508. <bitWidth>1</bitWidth>
  22509. </field>
  22510. <field>
  22511. <name>BR13</name>
  22512. <description>Port x reset bit y (y = 0..15)</description>
  22513. <bitOffset>29</bitOffset>
  22514. <bitWidth>1</bitWidth>
  22515. </field>
  22516. <field>
  22517. <name>BR12</name>
  22518. <description>Port x reset bit y (y = 0..15)</description>
  22519. <bitOffset>28</bitOffset>
  22520. <bitWidth>1</bitWidth>
  22521. </field>
  22522. <field>
  22523. <name>BR11</name>
  22524. <description>Port x reset bit y (y = 0..15)</description>
  22525. <bitOffset>27</bitOffset>
  22526. <bitWidth>1</bitWidth>
  22527. </field>
  22528. <field>
  22529. <name>BR10</name>
  22530. <description>Port x reset bit y (y = 0..15)</description>
  22531. <bitOffset>26</bitOffset>
  22532. <bitWidth>1</bitWidth>
  22533. </field>
  22534. <field>
  22535. <name>BR9</name>
  22536. <description>Port x reset bit y (y = 0..15)</description>
  22537. <bitOffset>25</bitOffset>
  22538. <bitWidth>1</bitWidth>
  22539. </field>
  22540. <field>
  22541. <name>BR8</name>
  22542. <description>Port x reset bit y (y = 0..15)</description>
  22543. <bitOffset>24</bitOffset>
  22544. <bitWidth>1</bitWidth>
  22545. </field>
  22546. <field>
  22547. <name>BR7</name>
  22548. <description>Port x reset bit y (y = 0..15)</description>
  22549. <bitOffset>23</bitOffset>
  22550. <bitWidth>1</bitWidth>
  22551. </field>
  22552. <field>
  22553. <name>BR6</name>
  22554. <description>Port x reset bit y (y = 0..15)</description>
  22555. <bitOffset>22</bitOffset>
  22556. <bitWidth>1</bitWidth>
  22557. </field>
  22558. <field>
  22559. <name>BR5</name>
  22560. <description>Port x reset bit y (y = 0..15)</description>
  22561. <bitOffset>21</bitOffset>
  22562. <bitWidth>1</bitWidth>
  22563. </field>
  22564. <field>
  22565. <name>BR4</name>
  22566. <description>Port x reset bit y (y = 0..15)</description>
  22567. <bitOffset>20</bitOffset>
  22568. <bitWidth>1</bitWidth>
  22569. </field>
  22570. <field>
  22571. <name>BR3</name>
  22572. <description>Port x reset bit y (y = 0..15)</description>
  22573. <bitOffset>19</bitOffset>
  22574. <bitWidth>1</bitWidth>
  22575. </field>
  22576. <field>
  22577. <name>BR2</name>
  22578. <description>Port x reset bit y (y = 0..15)</description>
  22579. <bitOffset>18</bitOffset>
  22580. <bitWidth>1</bitWidth>
  22581. </field>
  22582. <field>
  22583. <name>BR1</name>
  22584. <description>Port x reset bit y (y = 0..15)</description>
  22585. <bitOffset>17</bitOffset>
  22586. <bitWidth>1</bitWidth>
  22587. </field>
  22588. <field>
  22589. <name>BR0</name>
  22590. <description>Port x set bit y (y= 0..15)</description>
  22591. <bitOffset>16</bitOffset>
  22592. <bitWidth>1</bitWidth>
  22593. </field>
  22594. <field>
  22595. <name>BS15</name>
  22596. <description>Port x set bit y (y= 0..15)</description>
  22597. <bitOffset>15</bitOffset>
  22598. <bitWidth>1</bitWidth>
  22599. </field>
  22600. <field>
  22601. <name>BS14</name>
  22602. <description>Port x set bit y (y= 0..15)</description>
  22603. <bitOffset>14</bitOffset>
  22604. <bitWidth>1</bitWidth>
  22605. </field>
  22606. <field>
  22607. <name>BS13</name>
  22608. <description>Port x set bit y (y= 0..15)</description>
  22609. <bitOffset>13</bitOffset>
  22610. <bitWidth>1</bitWidth>
  22611. </field>
  22612. <field>
  22613. <name>BS12</name>
  22614. <description>Port x set bit y (y= 0..15)</description>
  22615. <bitOffset>12</bitOffset>
  22616. <bitWidth>1</bitWidth>
  22617. </field>
  22618. <field>
  22619. <name>BS11</name>
  22620. <description>Port x set bit y (y= 0..15)</description>
  22621. <bitOffset>11</bitOffset>
  22622. <bitWidth>1</bitWidth>
  22623. </field>
  22624. <field>
  22625. <name>BS10</name>
  22626. <description>Port x set bit y (y= 0..15)</description>
  22627. <bitOffset>10</bitOffset>
  22628. <bitWidth>1</bitWidth>
  22629. </field>
  22630. <field>
  22631. <name>BS9</name>
  22632. <description>Port x set bit y (y= 0..15)</description>
  22633. <bitOffset>9</bitOffset>
  22634. <bitWidth>1</bitWidth>
  22635. </field>
  22636. <field>
  22637. <name>BS8</name>
  22638. <description>Port x set bit y (y= 0..15)</description>
  22639. <bitOffset>8</bitOffset>
  22640. <bitWidth>1</bitWidth>
  22641. </field>
  22642. <field>
  22643. <name>BS7</name>
  22644. <description>Port x set bit y (y= 0..15)</description>
  22645. <bitOffset>7</bitOffset>
  22646. <bitWidth>1</bitWidth>
  22647. </field>
  22648. <field>
  22649. <name>BS6</name>
  22650. <description>Port x set bit y (y= 0..15)</description>
  22651. <bitOffset>6</bitOffset>
  22652. <bitWidth>1</bitWidth>
  22653. </field>
  22654. <field>
  22655. <name>BS5</name>
  22656. <description>Port x set bit y (y= 0..15)</description>
  22657. <bitOffset>5</bitOffset>
  22658. <bitWidth>1</bitWidth>
  22659. </field>
  22660. <field>
  22661. <name>BS4</name>
  22662. <description>Port x set bit y (y= 0..15)</description>
  22663. <bitOffset>4</bitOffset>
  22664. <bitWidth>1</bitWidth>
  22665. </field>
  22666. <field>
  22667. <name>BS3</name>
  22668. <description>Port x set bit y (y= 0..15)</description>
  22669. <bitOffset>3</bitOffset>
  22670. <bitWidth>1</bitWidth>
  22671. </field>
  22672. <field>
  22673. <name>BS2</name>
  22674. <description>Port x set bit y (y= 0..15)</description>
  22675. <bitOffset>2</bitOffset>
  22676. <bitWidth>1</bitWidth>
  22677. </field>
  22678. <field>
  22679. <name>BS1</name>
  22680. <description>Port x set bit y (y= 0..15)</description>
  22681. <bitOffset>1</bitOffset>
  22682. <bitWidth>1</bitWidth>
  22683. </field>
  22684. <field>
  22685. <name>BS0</name>
  22686. <description>Port x set bit y (y= 0..15)</description>
  22687. <bitOffset>0</bitOffset>
  22688. <bitWidth>1</bitWidth>
  22689. </field>
  22690. </fields>
  22691. </register>
  22692. <register>
  22693. <name>LCKR</name>
  22694. <displayName>LCKR</displayName>
  22695. <description>GPIO port configuration lock register</description>
  22696. <addressOffset>0x1C</addressOffset>
  22697. <size>0x20</size>
  22698. <access>read-write</access>
  22699. <resetValue>0x00000000</resetValue>
  22700. <fields>
  22701. <field>
  22702. <name>LCKK</name>
  22703. <description>Port x lock bit y (y= 0..15)</description>
  22704. <bitOffset>16</bitOffset>
  22705. <bitWidth>1</bitWidth>
  22706. </field>
  22707. <field>
  22708. <name>LCK15</name>
  22709. <description>Port x lock bit y (y= 0..15)</description>
  22710. <bitOffset>15</bitOffset>
  22711. <bitWidth>1</bitWidth>
  22712. </field>
  22713. <field>
  22714. <name>LCK14</name>
  22715. <description>Port x lock bit y (y= 0..15)</description>
  22716. <bitOffset>14</bitOffset>
  22717. <bitWidth>1</bitWidth>
  22718. </field>
  22719. <field>
  22720. <name>LCK13</name>
  22721. <description>Port x lock bit y (y= 0..15)</description>
  22722. <bitOffset>13</bitOffset>
  22723. <bitWidth>1</bitWidth>
  22724. </field>
  22725. <field>
  22726. <name>LCK12</name>
  22727. <description>Port x lock bit y (y= 0..15)</description>
  22728. <bitOffset>12</bitOffset>
  22729. <bitWidth>1</bitWidth>
  22730. </field>
  22731. <field>
  22732. <name>LCK11</name>
  22733. <description>Port x lock bit y (y= 0..15)</description>
  22734. <bitOffset>11</bitOffset>
  22735. <bitWidth>1</bitWidth>
  22736. </field>
  22737. <field>
  22738. <name>LCK10</name>
  22739. <description>Port x lock bit y (y= 0..15)</description>
  22740. <bitOffset>10</bitOffset>
  22741. <bitWidth>1</bitWidth>
  22742. </field>
  22743. <field>
  22744. <name>LCK9</name>
  22745. <description>Port x lock bit y (y= 0..15)</description>
  22746. <bitOffset>9</bitOffset>
  22747. <bitWidth>1</bitWidth>
  22748. </field>
  22749. <field>
  22750. <name>LCK8</name>
  22751. <description>Port x lock bit y (y= 0..15)</description>
  22752. <bitOffset>8</bitOffset>
  22753. <bitWidth>1</bitWidth>
  22754. </field>
  22755. <field>
  22756. <name>LCK7</name>
  22757. <description>Port x lock bit y (y= 0..15)</description>
  22758. <bitOffset>7</bitOffset>
  22759. <bitWidth>1</bitWidth>
  22760. </field>
  22761. <field>
  22762. <name>LCK6</name>
  22763. <description>Port x lock bit y (y= 0..15)</description>
  22764. <bitOffset>6</bitOffset>
  22765. <bitWidth>1</bitWidth>
  22766. </field>
  22767. <field>
  22768. <name>LCK5</name>
  22769. <description>Port x lock bit y (y= 0..15)</description>
  22770. <bitOffset>5</bitOffset>
  22771. <bitWidth>1</bitWidth>
  22772. </field>
  22773. <field>
  22774. <name>LCK4</name>
  22775. <description>Port x lock bit y (y= 0..15)</description>
  22776. <bitOffset>4</bitOffset>
  22777. <bitWidth>1</bitWidth>
  22778. </field>
  22779. <field>
  22780. <name>LCK3</name>
  22781. <description>Port x lock bit y (y= 0..15)</description>
  22782. <bitOffset>3</bitOffset>
  22783. <bitWidth>1</bitWidth>
  22784. </field>
  22785. <field>
  22786. <name>LCK2</name>
  22787. <description>Port x lock bit y (y= 0..15)</description>
  22788. <bitOffset>2</bitOffset>
  22789. <bitWidth>1</bitWidth>
  22790. </field>
  22791. <field>
  22792. <name>LCK1</name>
  22793. <description>Port x lock bit y (y= 0..15)</description>
  22794. <bitOffset>1</bitOffset>
  22795. <bitWidth>1</bitWidth>
  22796. </field>
  22797. <field>
  22798. <name>LCK0</name>
  22799. <description>Port x lock bit y (y= 0..15)</description>
  22800. <bitOffset>0</bitOffset>
  22801. <bitWidth>1</bitWidth>
  22802. </field>
  22803. </fields>
  22804. </register>
  22805. <register>
  22806. <name>AFRL</name>
  22807. <displayName>AFRL</displayName>
  22808. <description>GPIO alternate function low register</description>
  22809. <addressOffset>0x20</addressOffset>
  22810. <size>0x20</size>
  22811. <access>read-write</access>
  22812. <resetValue>0x00000000</resetValue>
  22813. <fields>
  22814. <field>
  22815. <name>AFSEL7</name>
  22816. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  22817. <bitOffset>28</bitOffset>
  22818. <bitWidth>4</bitWidth>
  22819. </field>
  22820. <field>
  22821. <name>AFSEL6</name>
  22822. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  22823. <bitOffset>24</bitOffset>
  22824. <bitWidth>4</bitWidth>
  22825. </field>
  22826. <field>
  22827. <name>AFSEL5</name>
  22828. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  22829. <bitOffset>20</bitOffset>
  22830. <bitWidth>4</bitWidth>
  22831. </field>
  22832. <field>
  22833. <name>AFSEL4</name>
  22834. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  22835. <bitOffset>16</bitOffset>
  22836. <bitWidth>4</bitWidth>
  22837. </field>
  22838. <field>
  22839. <name>AFSEL3</name>
  22840. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  22841. <bitOffset>12</bitOffset>
  22842. <bitWidth>4</bitWidth>
  22843. </field>
  22844. <field>
  22845. <name>AFSEL2</name>
  22846. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  22847. <bitOffset>8</bitOffset>
  22848. <bitWidth>4</bitWidth>
  22849. </field>
  22850. <field>
  22851. <name>AFSEL1</name>
  22852. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  22853. <bitOffset>4</bitOffset>
  22854. <bitWidth>4</bitWidth>
  22855. </field>
  22856. <field>
  22857. <name>AFSEL0</name>
  22858. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  22859. <bitOffset>0</bitOffset>
  22860. <bitWidth>4</bitWidth>
  22861. </field>
  22862. </fields>
  22863. </register>
  22864. <register>
  22865. <name>AFRH</name>
  22866. <displayName>AFRH</displayName>
  22867. <description>GPIO alternate function high register</description>
  22868. <addressOffset>0x24</addressOffset>
  22869. <size>0x20</size>
  22870. <access>read-write</access>
  22871. <resetValue>0x00000000</resetValue>
  22872. <fields>
  22873. <field>
  22874. <name>AFSEL15</name>
  22875. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  22876. <bitOffset>28</bitOffset>
  22877. <bitWidth>4</bitWidth>
  22878. </field>
  22879. <field>
  22880. <name>AFSEL14</name>
  22881. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  22882. <bitOffset>24</bitOffset>
  22883. <bitWidth>4</bitWidth>
  22884. </field>
  22885. <field>
  22886. <name>AFSEL13</name>
  22887. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  22888. <bitOffset>20</bitOffset>
  22889. <bitWidth>4</bitWidth>
  22890. </field>
  22891. <field>
  22892. <name>AFSEL12</name>
  22893. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  22894. <bitOffset>16</bitOffset>
  22895. <bitWidth>4</bitWidth>
  22896. </field>
  22897. <field>
  22898. <name>AFSEL11</name>
  22899. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  22900. <bitOffset>12</bitOffset>
  22901. <bitWidth>4</bitWidth>
  22902. </field>
  22903. <field>
  22904. <name>AFSEL10</name>
  22905. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  22906. <bitOffset>8</bitOffset>
  22907. <bitWidth>4</bitWidth>
  22908. </field>
  22909. <field>
  22910. <name>AFSEL9</name>
  22911. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  22912. <bitOffset>4</bitOffset>
  22913. <bitWidth>4</bitWidth>
  22914. </field>
  22915. <field>
  22916. <name>AFSEL8</name>
  22917. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  22918. <bitOffset>0</bitOffset>
  22919. <bitWidth>4</bitWidth>
  22920. </field>
  22921. </fields>
  22922. </register>
  22923. <register>
  22924. <name>BRR</name>
  22925. <displayName>BRR</displayName>
  22926. <description>port bit reset register</description>
  22927. <addressOffset>0x28</addressOffset>
  22928. <size>0x20</size>
  22929. <access>write-only</access>
  22930. <resetValue>0x00000000</resetValue>
  22931. <fields>
  22932. <field>
  22933. <name>BR0</name>
  22934. <description>Port Reset bit</description>
  22935. <bitOffset>0</bitOffset>
  22936. <bitWidth>1</bitWidth>
  22937. </field>
  22938. <field>
  22939. <name>BR1</name>
  22940. <description>Port Reset bit</description>
  22941. <bitOffset>1</bitOffset>
  22942. <bitWidth>1</bitWidth>
  22943. </field>
  22944. <field>
  22945. <name>BR2</name>
  22946. <description>Port Reset bit</description>
  22947. <bitOffset>2</bitOffset>
  22948. <bitWidth>1</bitWidth>
  22949. </field>
  22950. <field>
  22951. <name>BR3</name>
  22952. <description>Port Reset bit</description>
  22953. <bitOffset>3</bitOffset>
  22954. <bitWidth>1</bitWidth>
  22955. </field>
  22956. <field>
  22957. <name>BR4</name>
  22958. <description>Port Reset bit</description>
  22959. <bitOffset>4</bitOffset>
  22960. <bitWidth>1</bitWidth>
  22961. </field>
  22962. <field>
  22963. <name>BR5</name>
  22964. <description>Port Reset bit</description>
  22965. <bitOffset>5</bitOffset>
  22966. <bitWidth>1</bitWidth>
  22967. </field>
  22968. <field>
  22969. <name>BR6</name>
  22970. <description>Port Reset bit</description>
  22971. <bitOffset>6</bitOffset>
  22972. <bitWidth>1</bitWidth>
  22973. </field>
  22974. <field>
  22975. <name>BR7</name>
  22976. <description>Port Reset bit</description>
  22977. <bitOffset>7</bitOffset>
  22978. <bitWidth>1</bitWidth>
  22979. </field>
  22980. <field>
  22981. <name>BR8</name>
  22982. <description>Port Reset bit</description>
  22983. <bitOffset>8</bitOffset>
  22984. <bitWidth>1</bitWidth>
  22985. </field>
  22986. <field>
  22987. <name>BR9</name>
  22988. <description>Port Reset bit</description>
  22989. <bitOffset>9</bitOffset>
  22990. <bitWidth>1</bitWidth>
  22991. </field>
  22992. <field>
  22993. <name>BR10</name>
  22994. <description>Port Reset bit</description>
  22995. <bitOffset>10</bitOffset>
  22996. <bitWidth>1</bitWidth>
  22997. </field>
  22998. <field>
  22999. <name>BR11</name>
  23000. <description>Port Reset bit</description>
  23001. <bitOffset>11</bitOffset>
  23002. <bitWidth>1</bitWidth>
  23003. </field>
  23004. <field>
  23005. <name>BR12</name>
  23006. <description>Port Reset bit</description>
  23007. <bitOffset>12</bitOffset>
  23008. <bitWidth>1</bitWidth>
  23009. </field>
  23010. <field>
  23011. <name>BR13</name>
  23012. <description>Port Reset bit</description>
  23013. <bitOffset>13</bitOffset>
  23014. <bitWidth>1</bitWidth>
  23015. </field>
  23016. <field>
  23017. <name>BR14</name>
  23018. <description>Port Reset bit</description>
  23019. <bitOffset>14</bitOffset>
  23020. <bitWidth>1</bitWidth>
  23021. </field>
  23022. <field>
  23023. <name>BR15</name>
  23024. <description>Port Reset bit</description>
  23025. <bitOffset>15</bitOffset>
  23026. <bitWidth>1</bitWidth>
  23027. </field>
  23028. </fields>
  23029. </register>
  23030. </registers>
  23031. </peripheral>
  23032. <peripheral derivedFrom="GPIOC">
  23033. <name>GPIOD</name>
  23034. <baseAddress>0x48000C00</baseAddress>
  23035. </peripheral>
  23036. <peripheral>
  23037. <name>GPIOE</name>
  23038. <description>General-purpose I/Os</description>
  23039. <groupName>GPIO</groupName>
  23040. <baseAddress>0x48001000</baseAddress>
  23041. <addressBlock>
  23042. <offset>0x0</offset>
  23043. <size>0x400</size>
  23044. <usage>registers</usage>
  23045. </addressBlock>
  23046. <registers>
  23047. <register>
  23048. <name>MODER</name>
  23049. <displayName>MODER</displayName>
  23050. <description>GPIO port mode register</description>
  23051. <addressOffset>0x0</addressOffset>
  23052. <size>0x20</size>
  23053. <access>read-write</access>
  23054. <resetValue>0x000003FF</resetValue>
  23055. <fields>
  23056. <field>
  23057. <name>MODER4</name>
  23058. <description>Port x configuration bits (y = 0..15)</description>
  23059. <bitOffset>8</bitOffset>
  23060. <bitWidth>2</bitWidth>
  23061. </field>
  23062. <field>
  23063. <name>MODER3</name>
  23064. <description>Port x configuration bits (y = 0..15)</description>
  23065. <bitOffset>6</bitOffset>
  23066. <bitWidth>2</bitWidth>
  23067. </field>
  23068. <field>
  23069. <name>MODER2</name>
  23070. <description>Port x configuration bits (y = 0..15)</description>
  23071. <bitOffset>4</bitOffset>
  23072. <bitWidth>2</bitWidth>
  23073. </field>
  23074. <field>
  23075. <name>MODER1</name>
  23076. <description>Port x configuration bits (y = 0..15)</description>
  23077. <bitOffset>2</bitOffset>
  23078. <bitWidth>2</bitWidth>
  23079. </field>
  23080. <field>
  23081. <name>MODER0</name>
  23082. <description>Port x configuration bits (y = 0..15)</description>
  23083. <bitOffset>0</bitOffset>
  23084. <bitWidth>2</bitWidth>
  23085. </field>
  23086. </fields>
  23087. </register>
  23088. <register>
  23089. <name>OTYPER</name>
  23090. <displayName>OTYPER</displayName>
  23091. <description>GPIO port output type register</description>
  23092. <addressOffset>0x4</addressOffset>
  23093. <size>0x20</size>
  23094. <access>read-write</access>
  23095. <resetValue>0x00000000</resetValue>
  23096. <fields>
  23097. <field>
  23098. <name>OT4</name>
  23099. <description>Port x configuration bits (y = 0..15)</description>
  23100. <bitOffset>4</bitOffset>
  23101. <bitWidth>1</bitWidth>
  23102. </field>
  23103. <field>
  23104. <name>OT3</name>
  23105. <description>Port x configuration bits (y = 0..15)</description>
  23106. <bitOffset>3</bitOffset>
  23107. <bitWidth>1</bitWidth>
  23108. </field>
  23109. <field>
  23110. <name>OT2</name>
  23111. <description>Port x configuration bits (y = 0..15)</description>
  23112. <bitOffset>2</bitOffset>
  23113. <bitWidth>1</bitWidth>
  23114. </field>
  23115. <field>
  23116. <name>OT1</name>
  23117. <description>Port x configuration bits (y = 0..15)</description>
  23118. <bitOffset>1</bitOffset>
  23119. <bitWidth>1</bitWidth>
  23120. </field>
  23121. <field>
  23122. <name>OT0</name>
  23123. <description>Port x configuration bits (y = 0..15)</description>
  23124. <bitOffset>0</bitOffset>
  23125. <bitWidth>1</bitWidth>
  23126. </field>
  23127. </fields>
  23128. </register>
  23129. <register>
  23130. <name>OSPEEDR</name>
  23131. <displayName>OSPEEDR</displayName>
  23132. <description>GPIO port output speed register</description>
  23133. <addressOffset>0x8</addressOffset>
  23134. <size>0x20</size>
  23135. <access>read-write</access>
  23136. <resetValue>0x000000C0</resetValue>
  23137. <fields>
  23138. <field>
  23139. <name>OSPEEDR4</name>
  23140. <description>Port x configuration bits (y = 0..15)</description>
  23141. <bitOffset>8</bitOffset>
  23142. <bitWidth>2</bitWidth>
  23143. </field>
  23144. <field>
  23145. <name>OSPEEDR3</name>
  23146. <description>Port x configuration bits (y = 0..15)</description>
  23147. <bitOffset>6</bitOffset>
  23148. <bitWidth>2</bitWidth>
  23149. </field>
  23150. <field>
  23151. <name>OSPEEDR2</name>
  23152. <description>Port x configuration bits (y = 0..15)</description>
  23153. <bitOffset>4</bitOffset>
  23154. <bitWidth>2</bitWidth>
  23155. </field>
  23156. <field>
  23157. <name>OSPEEDR1</name>
  23158. <description>Port x configuration bits (y = 0..15)</description>
  23159. <bitOffset>2</bitOffset>
  23160. <bitWidth>2</bitWidth>
  23161. </field>
  23162. <field>
  23163. <name>OSPEEDR0</name>
  23164. <description>Port x configuration bits (y = 0..15)</description>
  23165. <bitOffset>0</bitOffset>
  23166. <bitWidth>2</bitWidth>
  23167. </field>
  23168. </fields>
  23169. </register>
  23170. <register>
  23171. <name>PUPDR</name>
  23172. <displayName>PUPDR</displayName>
  23173. <description>GPIO port pull-up/pull-down register</description>
  23174. <addressOffset>0xC</addressOffset>
  23175. <size>0x20</size>
  23176. <access>read-write</access>
  23177. <resetValue>0x00000000</resetValue>
  23178. <fields>
  23179. <field>
  23180. <name>PUPDR4</name>
  23181. <description>Port x configuration bits (y = 0..15)</description>
  23182. <bitOffset>8</bitOffset>
  23183. <bitWidth>2</bitWidth>
  23184. </field>
  23185. <field>
  23186. <name>PUPDR3</name>
  23187. <description>Port x configuration bits (y = 0..15)</description>
  23188. <bitOffset>6</bitOffset>
  23189. <bitWidth>2</bitWidth>
  23190. </field>
  23191. <field>
  23192. <name>PUPDR2</name>
  23193. <description>Port x configuration bits (y = 0..15)</description>
  23194. <bitOffset>4</bitOffset>
  23195. <bitWidth>2</bitWidth>
  23196. </field>
  23197. <field>
  23198. <name>PUPDR1</name>
  23199. <description>Port x configuration bits (y = 0..15)</description>
  23200. <bitOffset>2</bitOffset>
  23201. <bitWidth>2</bitWidth>
  23202. </field>
  23203. <field>
  23204. <name>PUPDR0</name>
  23205. <description>Port x configuration bits (y = 0..15)</description>
  23206. <bitOffset>0</bitOffset>
  23207. <bitWidth>2</bitWidth>
  23208. </field>
  23209. </fields>
  23210. </register>
  23211. <register>
  23212. <name>IDR</name>
  23213. <displayName>IDR</displayName>
  23214. <description>GPIO port input data register</description>
  23215. <addressOffset>0x10</addressOffset>
  23216. <size>0x20</size>
  23217. <access>read-only</access>
  23218. <resetValue>0x00000000</resetValue>
  23219. <fields>
  23220. <field>
  23221. <name>IDR4</name>
  23222. <description>Port input data (y = 0..15)</description>
  23223. <bitOffset>4</bitOffset>
  23224. <bitWidth>1</bitWidth>
  23225. </field>
  23226. <field>
  23227. <name>IDR3</name>
  23228. <description>Port input data (y = 0..15)</description>
  23229. <bitOffset>3</bitOffset>
  23230. <bitWidth>1</bitWidth>
  23231. </field>
  23232. <field>
  23233. <name>IDR2</name>
  23234. <description>Port input data (y = 0..15)</description>
  23235. <bitOffset>2</bitOffset>
  23236. <bitWidth>1</bitWidth>
  23237. </field>
  23238. <field>
  23239. <name>IDR1</name>
  23240. <description>Port input data (y = 0..15)</description>
  23241. <bitOffset>1</bitOffset>
  23242. <bitWidth>1</bitWidth>
  23243. </field>
  23244. <field>
  23245. <name>IDR0</name>
  23246. <description>Port input data (y = 0..15)</description>
  23247. <bitOffset>0</bitOffset>
  23248. <bitWidth>1</bitWidth>
  23249. </field>
  23250. </fields>
  23251. </register>
  23252. <register>
  23253. <name>ODR</name>
  23254. <displayName>ODR</displayName>
  23255. <description>GPIO port output data register</description>
  23256. <addressOffset>0x14</addressOffset>
  23257. <size>0x20</size>
  23258. <access>read-write</access>
  23259. <resetValue>0x00000000</resetValue>
  23260. <fields>
  23261. <field>
  23262. <name>ODR4</name>
  23263. <description>Port output data (y = 0..15)</description>
  23264. <bitOffset>4</bitOffset>
  23265. <bitWidth>1</bitWidth>
  23266. </field>
  23267. <field>
  23268. <name>ODR3</name>
  23269. <description>Port output data (y = 0..15)</description>
  23270. <bitOffset>3</bitOffset>
  23271. <bitWidth>1</bitWidth>
  23272. </field>
  23273. <field>
  23274. <name>ODR2</name>
  23275. <description>Port output data (y = 0..15)</description>
  23276. <bitOffset>2</bitOffset>
  23277. <bitWidth>1</bitWidth>
  23278. </field>
  23279. <field>
  23280. <name>ODR1</name>
  23281. <description>Port output data (y = 0..15)</description>
  23282. <bitOffset>1</bitOffset>
  23283. <bitWidth>1</bitWidth>
  23284. </field>
  23285. <field>
  23286. <name>ODR0</name>
  23287. <description>Port output data (y = 0..15)</description>
  23288. <bitOffset>0</bitOffset>
  23289. <bitWidth>1</bitWidth>
  23290. </field>
  23291. </fields>
  23292. </register>
  23293. <register>
  23294. <name>BSRR</name>
  23295. <displayName>BSRR</displayName>
  23296. <description>GPIO port bit set/reset register</description>
  23297. <addressOffset>0x18</addressOffset>
  23298. <size>0x20</size>
  23299. <access>write-only</access>
  23300. <resetValue>0x00000000</resetValue>
  23301. <fields>
  23302. <field>
  23303. <name>BR4</name>
  23304. <description>Port x reset bit y (y = 0..15)</description>
  23305. <bitOffset>20</bitOffset>
  23306. <bitWidth>1</bitWidth>
  23307. </field>
  23308. <field>
  23309. <name>BR3</name>
  23310. <description>Port x reset bit y (y = 0..15)</description>
  23311. <bitOffset>19</bitOffset>
  23312. <bitWidth>1</bitWidth>
  23313. </field>
  23314. <field>
  23315. <name>BR2</name>
  23316. <description>Port x reset bit y (y = 0..15)</description>
  23317. <bitOffset>18</bitOffset>
  23318. <bitWidth>1</bitWidth>
  23319. </field>
  23320. <field>
  23321. <name>BR1</name>
  23322. <description>Port x reset bit y (y = 0..15)</description>
  23323. <bitOffset>17</bitOffset>
  23324. <bitWidth>1</bitWidth>
  23325. </field>
  23326. <field>
  23327. <name>BR0</name>
  23328. <description>Port x set bit y (y= 0..15)</description>
  23329. <bitOffset>16</bitOffset>
  23330. <bitWidth>1</bitWidth>
  23331. </field>
  23332. <field>
  23333. <name>BS4</name>
  23334. <description>Port x set bit y (y= 0..15)</description>
  23335. <bitOffset>4</bitOffset>
  23336. <bitWidth>1</bitWidth>
  23337. </field>
  23338. <field>
  23339. <name>BS3</name>
  23340. <description>Port x set bit y (y= 0..15)</description>
  23341. <bitOffset>3</bitOffset>
  23342. <bitWidth>1</bitWidth>
  23343. </field>
  23344. <field>
  23345. <name>BS2</name>
  23346. <description>Port x set bit y (y= 0..15)</description>
  23347. <bitOffset>2</bitOffset>
  23348. <bitWidth>1</bitWidth>
  23349. </field>
  23350. <field>
  23351. <name>BS1</name>
  23352. <description>Port x set bit y (y= 0..15)</description>
  23353. <bitOffset>1</bitOffset>
  23354. <bitWidth>1</bitWidth>
  23355. </field>
  23356. <field>
  23357. <name>BS0</name>
  23358. <description>Port x set bit y (y= 0..15)</description>
  23359. <bitOffset>0</bitOffset>
  23360. <bitWidth>1</bitWidth>
  23361. </field>
  23362. </fields>
  23363. </register>
  23364. <register>
  23365. <name>LCKR</name>
  23366. <displayName>LCKR</displayName>
  23367. <description>GPIO port configuration lock register</description>
  23368. <addressOffset>0x1C</addressOffset>
  23369. <size>0x20</size>
  23370. <access>read-write</access>
  23371. <resetValue>0x00000000</resetValue>
  23372. <fields>
  23373. <field>
  23374. <name>LCKK</name>
  23375. <description>Port x lock bit y (y= 0..15)</description>
  23376. <bitOffset>16</bitOffset>
  23377. <bitWidth>1</bitWidth>
  23378. </field>
  23379. <field>
  23380. <name>LCK4</name>
  23381. <description>Port x lock bit y (y= 0..15)</description>
  23382. <bitOffset>4</bitOffset>
  23383. <bitWidth>1</bitWidth>
  23384. </field>
  23385. <field>
  23386. <name>LCK3</name>
  23387. <description>Port x lock bit y (y= 0..15)</description>
  23388. <bitOffset>3</bitOffset>
  23389. <bitWidth>1</bitWidth>
  23390. </field>
  23391. <field>
  23392. <name>LCK2</name>
  23393. <description>Port x lock bit y (y= 0..15)</description>
  23394. <bitOffset>2</bitOffset>
  23395. <bitWidth>1</bitWidth>
  23396. </field>
  23397. <field>
  23398. <name>LCK1</name>
  23399. <description>Port x lock bit y (y= 0..15)</description>
  23400. <bitOffset>1</bitOffset>
  23401. <bitWidth>1</bitWidth>
  23402. </field>
  23403. <field>
  23404. <name>LCK0</name>
  23405. <description>Port x lock bit y (y= 0..15)</description>
  23406. <bitOffset>0</bitOffset>
  23407. <bitWidth>1</bitWidth>
  23408. </field>
  23409. </fields>
  23410. </register>
  23411. <register>
  23412. <name>AFRL</name>
  23413. <displayName>AFRL</displayName>
  23414. <description>GPIO alternate function low register</description>
  23415. <addressOffset>0x20</addressOffset>
  23416. <size>0x20</size>
  23417. <access>read-write</access>
  23418. <resetValue>0x00000000</resetValue>
  23419. <fields>
  23420. <field>
  23421. <name>AFSEL4</name>
  23422. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  23423. <bitOffset>16</bitOffset>
  23424. <bitWidth>4</bitWidth>
  23425. </field>
  23426. <field>
  23427. <name>AFSEL3</name>
  23428. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  23429. <bitOffset>12</bitOffset>
  23430. <bitWidth>4</bitWidth>
  23431. </field>
  23432. <field>
  23433. <name>AFSEL2</name>
  23434. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  23435. <bitOffset>8</bitOffset>
  23436. <bitWidth>4</bitWidth>
  23437. </field>
  23438. <field>
  23439. <name>AFSEL1</name>
  23440. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  23441. <bitOffset>4</bitOffset>
  23442. <bitWidth>4</bitWidth>
  23443. </field>
  23444. <field>
  23445. <name>AFSEL0</name>
  23446. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  23447. <bitOffset>0</bitOffset>
  23448. <bitWidth>4</bitWidth>
  23449. </field>
  23450. </fields>
  23451. </register>
  23452. <register>
  23453. <name>AFRH</name>
  23454. <displayName>AFRH</displayName>
  23455. <description>GPIO alternate function high register</description>
  23456. <addressOffset>0x24</addressOffset>
  23457. <size>0x20</size>
  23458. <access>read-write</access>
  23459. <resetValue>0x00000000</resetValue>
  23460. <fields>
  23461. <field>
  23462. <name>AFSEL15</name>
  23463. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23464. <bitOffset>28</bitOffset>
  23465. <bitWidth>4</bitWidth>
  23466. </field>
  23467. <field>
  23468. <name>AFSEL14</name>
  23469. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23470. <bitOffset>24</bitOffset>
  23471. <bitWidth>4</bitWidth>
  23472. </field>
  23473. <field>
  23474. <name>AFSEL13</name>
  23475. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23476. <bitOffset>20</bitOffset>
  23477. <bitWidth>4</bitWidth>
  23478. </field>
  23479. <field>
  23480. <name>AFSEL12</name>
  23481. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23482. <bitOffset>16</bitOffset>
  23483. <bitWidth>4</bitWidth>
  23484. </field>
  23485. <field>
  23486. <name>AFSEL11</name>
  23487. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23488. <bitOffset>12</bitOffset>
  23489. <bitWidth>4</bitWidth>
  23490. </field>
  23491. <field>
  23492. <name>AFSEL10</name>
  23493. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23494. <bitOffset>8</bitOffset>
  23495. <bitWidth>4</bitWidth>
  23496. </field>
  23497. <field>
  23498. <name>AFSEL9</name>
  23499. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23500. <bitOffset>4</bitOffset>
  23501. <bitWidth>4</bitWidth>
  23502. </field>
  23503. <field>
  23504. <name>AFSEL8</name>
  23505. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23506. <bitOffset>0</bitOffset>
  23507. <bitWidth>4</bitWidth>
  23508. </field>
  23509. </fields>
  23510. </register>
  23511. <register>
  23512. <name>BRR</name>
  23513. <displayName>BRR</displayName>
  23514. <description>port bit reset register</description>
  23515. <addressOffset>0x28</addressOffset>
  23516. <size>0x20</size>
  23517. <access>write-only</access>
  23518. <resetValue>0x00000000</resetValue>
  23519. <fields>
  23520. <field>
  23521. <name>BR0</name>
  23522. <description>Port Reset bit</description>
  23523. <bitOffset>0</bitOffset>
  23524. <bitWidth>1</bitWidth>
  23525. </field>
  23526. <field>
  23527. <name>BR1</name>
  23528. <description>Port Reset bit</description>
  23529. <bitOffset>1</bitOffset>
  23530. <bitWidth>1</bitWidth>
  23531. </field>
  23532. <field>
  23533. <name>BR2</name>
  23534. <description>Port Reset bit</description>
  23535. <bitOffset>2</bitOffset>
  23536. <bitWidth>1</bitWidth>
  23537. </field>
  23538. <field>
  23539. <name>BR3</name>
  23540. <description>Port Reset bit</description>
  23541. <bitOffset>3</bitOffset>
  23542. <bitWidth>1</bitWidth>
  23543. </field>
  23544. <field>
  23545. <name>BR4</name>
  23546. <description>Port Reset bit</description>
  23547. <bitOffset>4</bitOffset>
  23548. <bitWidth>1</bitWidth>
  23549. </field>
  23550. </fields>
  23551. </register>
  23552. </registers>
  23553. </peripheral>
  23554. <peripheral>
  23555. <name>GPIOH</name>
  23556. <description>General-purpose I/Os</description>
  23557. <groupName>GPIO</groupName>
  23558. <baseAddress>0x48001C00</baseAddress>
  23559. <addressBlock>
  23560. <offset>0x0</offset>
  23561. <size>0x400</size>
  23562. <usage>registers</usage>
  23563. </addressBlock>
  23564. <registers>
  23565. <register>
  23566. <name>MODER</name>
  23567. <displayName>MODER</displayName>
  23568. <description>GPIO port mode register</description>
  23569. <addressOffset>0x0</addressOffset>
  23570. <size>0x20</size>
  23571. <access>read-write</access>
  23572. <resetValue>0x000000CF</resetValue>
  23573. <fields>
  23574. <field>
  23575. <name>MODER3</name>
  23576. <description>Port x configuration bits (y = 0..15)</description>
  23577. <bitOffset>6</bitOffset>
  23578. <bitWidth>2</bitWidth>
  23579. </field>
  23580. <field>
  23581. <name>MODER1</name>
  23582. <description>Port x configuration bits (y = 0..15)</description>
  23583. <bitOffset>2</bitOffset>
  23584. <bitWidth>2</bitWidth>
  23585. </field>
  23586. <field>
  23587. <name>MODER0</name>
  23588. <description>Port x configuration bits (y = 0..15)</description>
  23589. <bitOffset>0</bitOffset>
  23590. <bitWidth>2</bitWidth>
  23591. </field>
  23592. </fields>
  23593. </register>
  23594. <register>
  23595. <name>OTYPER</name>
  23596. <displayName>OTYPER</displayName>
  23597. <description>GPIO port output type register</description>
  23598. <addressOffset>0x4</addressOffset>
  23599. <size>0x20</size>
  23600. <access>read-write</access>
  23601. <resetValue>0x00000000</resetValue>
  23602. <fields>
  23603. <field>
  23604. <name>OT3</name>
  23605. <description>Port x configuration bits (y = 0..15)</description>
  23606. <bitOffset>3</bitOffset>
  23607. <bitWidth>1</bitWidth>
  23608. </field>
  23609. <field>
  23610. <name>OT1</name>
  23611. <description>Port x configuration bits (y = 0..15)</description>
  23612. <bitOffset>1</bitOffset>
  23613. <bitWidth>1</bitWidth>
  23614. </field>
  23615. <field>
  23616. <name>OT0</name>
  23617. <description>Port x configuration bits (y = 0..15)</description>
  23618. <bitOffset>0</bitOffset>
  23619. <bitWidth>1</bitWidth>
  23620. </field>
  23621. </fields>
  23622. </register>
  23623. <register>
  23624. <name>OSPEEDR</name>
  23625. <displayName>OSPEEDR</displayName>
  23626. <description>GPIO port output speed register</description>
  23627. <addressOffset>0x8</addressOffset>
  23628. <size>0x20</size>
  23629. <access>read-write</access>
  23630. <resetValue>0x00000000</resetValue>
  23631. <fields>
  23632. <field>
  23633. <name>OSPEEDR3</name>
  23634. <description>Port x configuration bits (y = 0..15)</description>
  23635. <bitOffset>6</bitOffset>
  23636. <bitWidth>2</bitWidth>
  23637. </field>
  23638. <field>
  23639. <name>OSPEEDR1</name>
  23640. <description>Port x configuration bits (y = 0..15)</description>
  23641. <bitOffset>2</bitOffset>
  23642. <bitWidth>2</bitWidth>
  23643. </field>
  23644. <field>
  23645. <name>OSPEEDR0</name>
  23646. <description>Port x configuration bits (y = 0..15)</description>
  23647. <bitOffset>0</bitOffset>
  23648. <bitWidth>2</bitWidth>
  23649. </field>
  23650. </fields>
  23651. </register>
  23652. <register>
  23653. <name>PUPDR</name>
  23654. <displayName>PUPDR</displayName>
  23655. <description>GPIO port pull-up/pull-down register</description>
  23656. <addressOffset>0xC</addressOffset>
  23657. <size>0x20</size>
  23658. <access>read-write</access>
  23659. <resetValue>0x00000000</resetValue>
  23660. <fields>
  23661. <field>
  23662. <name>PUPDR3</name>
  23663. <description>Port x configuration bits (y = 0..15)</description>
  23664. <bitOffset>6</bitOffset>
  23665. <bitWidth>2</bitWidth>
  23666. </field>
  23667. <field>
  23668. <name>PUPDR1</name>
  23669. <description>Port x configuration bits (y = 0..15)</description>
  23670. <bitOffset>2</bitOffset>
  23671. <bitWidth>2</bitWidth>
  23672. </field>
  23673. <field>
  23674. <name>PUPDR0</name>
  23675. <description>Port x configuration bits (y = 0..15)</description>
  23676. <bitOffset>0</bitOffset>
  23677. <bitWidth>2</bitWidth>
  23678. </field>
  23679. </fields>
  23680. </register>
  23681. <register>
  23682. <name>IDR</name>
  23683. <displayName>IDR</displayName>
  23684. <description>GPIO port input data register</description>
  23685. <addressOffset>0x10</addressOffset>
  23686. <size>0x20</size>
  23687. <access>read-only</access>
  23688. <resetValue>0x00000000</resetValue>
  23689. <fields>
  23690. <field>
  23691. <name>IDR3</name>
  23692. <description>Port input data (y = 0..15)</description>
  23693. <bitOffset>3</bitOffset>
  23694. <bitWidth>1</bitWidth>
  23695. </field>
  23696. <field>
  23697. <name>IDR1</name>
  23698. <description>Port input data (y = 0..15)</description>
  23699. <bitOffset>1</bitOffset>
  23700. <bitWidth>1</bitWidth>
  23701. </field>
  23702. <field>
  23703. <name>IDR0</name>
  23704. <description>Port input data (y = 0..15)</description>
  23705. <bitOffset>0</bitOffset>
  23706. <bitWidth>1</bitWidth>
  23707. </field>
  23708. </fields>
  23709. </register>
  23710. <register>
  23711. <name>ODR</name>
  23712. <displayName>ODR</displayName>
  23713. <description>GPIO port output data register</description>
  23714. <addressOffset>0x14</addressOffset>
  23715. <size>0x20</size>
  23716. <access>read-write</access>
  23717. <resetValue>0x00000000</resetValue>
  23718. <fields>
  23719. <field>
  23720. <name>ODR3</name>
  23721. <description>Port output data (y = 0..15)</description>
  23722. <bitOffset>3</bitOffset>
  23723. <bitWidth>1</bitWidth>
  23724. </field>
  23725. <field>
  23726. <name>ODR1</name>
  23727. <description>Port output data (y = 0..15)</description>
  23728. <bitOffset>1</bitOffset>
  23729. <bitWidth>1</bitWidth>
  23730. </field>
  23731. <field>
  23732. <name>ODR0</name>
  23733. <description>Port output data (y = 0..15)</description>
  23734. <bitOffset>0</bitOffset>
  23735. <bitWidth>1</bitWidth>
  23736. </field>
  23737. </fields>
  23738. </register>
  23739. <register>
  23740. <name>BSRR</name>
  23741. <displayName>BSRR</displayName>
  23742. <description>GPIO port bit set/reset register</description>
  23743. <addressOffset>0x18</addressOffset>
  23744. <size>0x20</size>
  23745. <access>write-only</access>
  23746. <resetValue>0x00000000</resetValue>
  23747. <fields>
  23748. <field>
  23749. <name>BR3</name>
  23750. <description>Port x reset bit y (y = 0..15)</description>
  23751. <bitOffset>19</bitOffset>
  23752. <bitWidth>1</bitWidth>
  23753. </field>
  23754. <field>
  23755. <name>BR1</name>
  23756. <description>Port x reset bit y (y = 0..15)</description>
  23757. <bitOffset>17</bitOffset>
  23758. <bitWidth>1</bitWidth>
  23759. </field>
  23760. <field>
  23761. <name>BR0</name>
  23762. <description>Port x set bit y (y= 0..15)</description>
  23763. <bitOffset>16</bitOffset>
  23764. <bitWidth>1</bitWidth>
  23765. </field>
  23766. <field>
  23767. <name>BS3</name>
  23768. <description>Port x set bit y (y= 0..15)</description>
  23769. <bitOffset>3</bitOffset>
  23770. <bitWidth>1</bitWidth>
  23771. </field>
  23772. <field>
  23773. <name>BS1</name>
  23774. <description>Port x set bit y (y= 0..15)</description>
  23775. <bitOffset>1</bitOffset>
  23776. <bitWidth>1</bitWidth>
  23777. </field>
  23778. <field>
  23779. <name>BS0</name>
  23780. <description>Port x set bit y (y= 0..15)</description>
  23781. <bitOffset>0</bitOffset>
  23782. <bitWidth>1</bitWidth>
  23783. </field>
  23784. </fields>
  23785. </register>
  23786. <register>
  23787. <name>LCKR</name>
  23788. <displayName>LCKR</displayName>
  23789. <description>GPIO port configuration lock register</description>
  23790. <addressOffset>0x1C</addressOffset>
  23791. <size>0x20</size>
  23792. <access>read-write</access>
  23793. <resetValue>0x00000000</resetValue>
  23794. <fields>
  23795. <field>
  23796. <name>LCKK</name>
  23797. <description>Port x lock bit y (y= 0..15)</description>
  23798. <bitOffset>16</bitOffset>
  23799. <bitWidth>1</bitWidth>
  23800. </field>
  23801. <field>
  23802. <name>LCK3</name>
  23803. <description>Port x lock bit y (y= 0..15)</description>
  23804. <bitOffset>3</bitOffset>
  23805. <bitWidth>1</bitWidth>
  23806. </field>
  23807. <field>
  23808. <name>LCK1</name>
  23809. <description>Port x lock bit y (y= 0..15)</description>
  23810. <bitOffset>1</bitOffset>
  23811. <bitWidth>1</bitWidth>
  23812. </field>
  23813. <field>
  23814. <name>LCK0</name>
  23815. <description>Port x lock bit y (y= 0..15)</description>
  23816. <bitOffset>0</bitOffset>
  23817. <bitWidth>1</bitWidth>
  23818. </field>
  23819. </fields>
  23820. </register>
  23821. <register>
  23822. <name>AFRL</name>
  23823. <displayName>AFRL</displayName>
  23824. <description>GPIO alternate function low register</description>
  23825. <addressOffset>0x20</addressOffset>
  23826. <size>0x20</size>
  23827. <access>read-write</access>
  23828. <resetValue>0x00000000</resetValue>
  23829. <fields>
  23830. <field>
  23831. <name>AFSEL3</name>
  23832. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  23833. <bitOffset>12</bitOffset>
  23834. <bitWidth>4</bitWidth>
  23835. </field>
  23836. <field>
  23837. <name>AFSEL1</name>
  23838. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  23839. <bitOffset>4</bitOffset>
  23840. <bitWidth>4</bitWidth>
  23841. </field>
  23842. <field>
  23843. <name>AFSEL0</name>
  23844. <description>Alternate function selection for port x bit y (y = 0..7)</description>
  23845. <bitOffset>0</bitOffset>
  23846. <bitWidth>4</bitWidth>
  23847. </field>
  23848. </fields>
  23849. </register>
  23850. <register>
  23851. <name>AFRH</name>
  23852. <displayName>AFRH</displayName>
  23853. <description>GPIO alternate function high register</description>
  23854. <addressOffset>0x24</addressOffset>
  23855. <size>0x20</size>
  23856. <access>read-write</access>
  23857. <resetValue>0x00000000</resetValue>
  23858. <fields>
  23859. <field>
  23860. <name>AFSEL15</name>
  23861. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23862. <bitOffset>28</bitOffset>
  23863. <bitWidth>4</bitWidth>
  23864. </field>
  23865. <field>
  23866. <name>AFSEL14</name>
  23867. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23868. <bitOffset>24</bitOffset>
  23869. <bitWidth>4</bitWidth>
  23870. </field>
  23871. <field>
  23872. <name>AFSEL13</name>
  23873. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23874. <bitOffset>20</bitOffset>
  23875. <bitWidth>4</bitWidth>
  23876. </field>
  23877. <field>
  23878. <name>AFSEL12</name>
  23879. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23880. <bitOffset>16</bitOffset>
  23881. <bitWidth>4</bitWidth>
  23882. </field>
  23883. <field>
  23884. <name>AFSEL11</name>
  23885. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23886. <bitOffset>12</bitOffset>
  23887. <bitWidth>4</bitWidth>
  23888. </field>
  23889. <field>
  23890. <name>AFSEL10</name>
  23891. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23892. <bitOffset>8</bitOffset>
  23893. <bitWidth>4</bitWidth>
  23894. </field>
  23895. <field>
  23896. <name>AFSEL9</name>
  23897. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23898. <bitOffset>4</bitOffset>
  23899. <bitWidth>4</bitWidth>
  23900. </field>
  23901. <field>
  23902. <name>AFSEL8</name>
  23903. <description>Alternate function selection for port x bit y (y = 8..15)</description>
  23904. <bitOffset>0</bitOffset>
  23905. <bitWidth>4</bitWidth>
  23906. </field>
  23907. </fields>
  23908. </register>
  23909. <register>
  23910. <name>BRR</name>
  23911. <displayName>BRR</displayName>
  23912. <description>port bit reset register</description>
  23913. <addressOffset>0x28</addressOffset>
  23914. <size>0x20</size>
  23915. <access>write-only</access>
  23916. <resetValue>0x00000000</resetValue>
  23917. <fields>
  23918. <field>
  23919. <name>BR0</name>
  23920. <description>Port Reset bit</description>
  23921. <bitOffset>0</bitOffset>
  23922. <bitWidth>1</bitWidth>
  23923. </field>
  23924. <field>
  23925. <name>BR1</name>
  23926. <description>Port Reset bit</description>
  23927. <bitOffset>1</bitOffset>
  23928. <bitWidth>1</bitWidth>
  23929. </field>
  23930. <field>
  23931. <name>BR3</name>
  23932. <description>Port Reset bit</description>
  23933. <bitOffset>3</bitOffset>
  23934. <bitWidth>1</bitWidth>
  23935. </field>
  23936. </fields>
  23937. </register>
  23938. </registers>
  23939. </peripheral>
  23940. <peripheral>
  23941. <name>SAI1</name>
  23942. <description>Serial audio interface</description>
  23943. <groupName>SAI</groupName>
  23944. <baseAddress>0x40015400</baseAddress>
  23945. <addressBlock>
  23946. <offset>0x0</offset>
  23947. <size>0x400</size>
  23948. <usage>registers</usage>
  23949. </addressBlock>
  23950. <interrupt>
  23951. <name>SAI1</name>
  23952. <description>SAI1 global interrupt</description>
  23953. <value>38</value>
  23954. </interrupt>
  23955. <registers>
  23956. <register>
  23957. <name>GCR</name>
  23958. <displayName>GCR</displayName>
  23959. <description>Global configuration register</description>
  23960. <addressOffset>0x0</addressOffset>
  23961. <size>0x20</size>
  23962. <access>read-write</access>
  23963. <resetValue>0x00000000</resetValue>
  23964. <fields>
  23965. <field>
  23966. <name>SYNCOUT</name>
  23967. <description>Synchronization outputs</description>
  23968. <bitOffset>4</bitOffset>
  23969. <bitWidth>2</bitWidth>
  23970. </field>
  23971. <field>
  23972. <name>SYNCIN</name>
  23973. <description>Synchronization inputs</description>
  23974. <bitOffset>0</bitOffset>
  23975. <bitWidth>2</bitWidth>
  23976. </field>
  23977. </fields>
  23978. </register>
  23979. <register>
  23980. <name>BCR1</name>
  23981. <displayName>BCR1</displayName>
  23982. <description>BConfiguration register 1</description>
  23983. <addressOffset>0x24</addressOffset>
  23984. <size>0x20</size>
  23985. <access>read-write</access>
  23986. <resetValue>0x00000040</resetValue>
  23987. <fields>
  23988. <field>
  23989. <name>MCKEN</name>
  23990. <description>Master clock generation enable</description>
  23991. <bitOffset>27</bitOffset>
  23992. <bitWidth>1</bitWidth>
  23993. </field>
  23994. <field>
  23995. <name>OSR</name>
  23996. <description>Oversampling ratio for master clock</description>
  23997. <bitOffset>26</bitOffset>
  23998. <bitWidth>1</bitWidth>
  23999. </field>
  24000. <field>
  24001. <name>MCJDIV</name>
  24002. <description>Master clock divider</description>
  24003. <bitOffset>20</bitOffset>
  24004. <bitWidth>6</bitWidth>
  24005. </field>
  24006. <field>
  24007. <name>NODIV</name>
  24008. <description>No divider</description>
  24009. <bitOffset>19</bitOffset>
  24010. <bitWidth>1</bitWidth>
  24011. </field>
  24012. <field>
  24013. <name>DMAEN</name>
  24014. <description>DMA enable</description>
  24015. <bitOffset>17</bitOffset>
  24016. <bitWidth>1</bitWidth>
  24017. </field>
  24018. <field>
  24019. <name>SAIBEN</name>
  24020. <description>Audio block B enable</description>
  24021. <bitOffset>16</bitOffset>
  24022. <bitWidth>1</bitWidth>
  24023. </field>
  24024. <field>
  24025. <name>OutDri</name>
  24026. <description>Output drive</description>
  24027. <bitOffset>13</bitOffset>
  24028. <bitWidth>1</bitWidth>
  24029. </field>
  24030. <field>
  24031. <name>MONO</name>
  24032. <description>Mono mode</description>
  24033. <bitOffset>12</bitOffset>
  24034. <bitWidth>1</bitWidth>
  24035. </field>
  24036. <field>
  24037. <name>SYNCEN</name>
  24038. <description>Synchronization enable</description>
  24039. <bitOffset>10</bitOffset>
  24040. <bitWidth>2</bitWidth>
  24041. </field>
  24042. <field>
  24043. <name>CKSTR</name>
  24044. <description>Clock strobing edge</description>
  24045. <bitOffset>9</bitOffset>
  24046. <bitWidth>1</bitWidth>
  24047. </field>
  24048. <field>
  24049. <name>LSBFIRST</name>
  24050. <description>Least significant bit first</description>
  24051. <bitOffset>8</bitOffset>
  24052. <bitWidth>1</bitWidth>
  24053. </field>
  24054. <field>
  24055. <name>DS</name>
  24056. <description>Data size</description>
  24057. <bitOffset>5</bitOffset>
  24058. <bitWidth>3</bitWidth>
  24059. </field>
  24060. <field>
  24061. <name>PRTCFG</name>
  24062. <description>Protocol configuration</description>
  24063. <bitOffset>2</bitOffset>
  24064. <bitWidth>2</bitWidth>
  24065. </field>
  24066. <field>
  24067. <name>MODE</name>
  24068. <description>Audio block mode</description>
  24069. <bitOffset>0</bitOffset>
  24070. <bitWidth>2</bitWidth>
  24071. </field>
  24072. </fields>
  24073. </register>
  24074. <register>
  24075. <name>BCR2</name>
  24076. <displayName>BCR2</displayName>
  24077. <description>BConfiguration register 2</description>
  24078. <addressOffset>0x28</addressOffset>
  24079. <size>0x20</size>
  24080. <access>read-write</access>
  24081. <resetValue>0x00000000</resetValue>
  24082. <fields>
  24083. <field>
  24084. <name>COMP</name>
  24085. <description>Companding mode</description>
  24086. <bitOffset>14</bitOffset>
  24087. <bitWidth>2</bitWidth>
  24088. </field>
  24089. <field>
  24090. <name>CPL</name>
  24091. <description>Complement bit</description>
  24092. <bitOffset>13</bitOffset>
  24093. <bitWidth>1</bitWidth>
  24094. </field>
  24095. <field>
  24096. <name>MUTECN</name>
  24097. <description>Mute counter</description>
  24098. <bitOffset>7</bitOffset>
  24099. <bitWidth>6</bitWidth>
  24100. </field>
  24101. <field>
  24102. <name>MUTEVAL</name>
  24103. <description>Mute value</description>
  24104. <bitOffset>6</bitOffset>
  24105. <bitWidth>1</bitWidth>
  24106. </field>
  24107. <field>
  24108. <name>MUTE</name>
  24109. <description>Mute</description>
  24110. <bitOffset>5</bitOffset>
  24111. <bitWidth>1</bitWidth>
  24112. </field>
  24113. <field>
  24114. <name>TRIS</name>
  24115. <description>Tristate management on data line</description>
  24116. <bitOffset>4</bitOffset>
  24117. <bitWidth>1</bitWidth>
  24118. </field>
  24119. <field>
  24120. <name>FFLUS</name>
  24121. <description>FIFO flush</description>
  24122. <bitOffset>3</bitOffset>
  24123. <bitWidth>1</bitWidth>
  24124. </field>
  24125. <field>
  24126. <name>FTH</name>
  24127. <description>FIFO threshold</description>
  24128. <bitOffset>0</bitOffset>
  24129. <bitWidth>3</bitWidth>
  24130. </field>
  24131. </fields>
  24132. </register>
  24133. <register>
  24134. <name>BFRCR</name>
  24135. <displayName>BFRCR</displayName>
  24136. <description>BFRCR</description>
  24137. <addressOffset>0x2C</addressOffset>
  24138. <size>0x20</size>
  24139. <access>read-write</access>
  24140. <resetValue>0x00000007</resetValue>
  24141. <fields>
  24142. <field>
  24143. <name>FSOFF</name>
  24144. <description>Frame synchronization offset</description>
  24145. <bitOffset>18</bitOffset>
  24146. <bitWidth>1</bitWidth>
  24147. </field>
  24148. <field>
  24149. <name>FSPOL</name>
  24150. <description>Frame synchronization polarity</description>
  24151. <bitOffset>17</bitOffset>
  24152. <bitWidth>1</bitWidth>
  24153. </field>
  24154. <field>
  24155. <name>FSDEF</name>
  24156. <description>Frame synchronization definition</description>
  24157. <bitOffset>16</bitOffset>
  24158. <bitWidth>1</bitWidth>
  24159. </field>
  24160. <field>
  24161. <name>FSALL</name>
  24162. <description>Frame synchronization active level length</description>
  24163. <bitOffset>8</bitOffset>
  24164. <bitWidth>7</bitWidth>
  24165. </field>
  24166. <field>
  24167. <name>FRL</name>
  24168. <description>Frame length</description>
  24169. <bitOffset>0</bitOffset>
  24170. <bitWidth>8</bitWidth>
  24171. </field>
  24172. </fields>
  24173. </register>
  24174. <register>
  24175. <name>BSLOTR</name>
  24176. <displayName>BSLOTR</displayName>
  24177. <description>BSlot register</description>
  24178. <addressOffset>0x30</addressOffset>
  24179. <size>0x20</size>
  24180. <access>read-write</access>
  24181. <resetValue>0x00000000</resetValue>
  24182. <fields>
  24183. <field>
  24184. <name>SLOTEN</name>
  24185. <description>Slot enable</description>
  24186. <bitOffset>16</bitOffset>
  24187. <bitWidth>16</bitWidth>
  24188. </field>
  24189. <field>
  24190. <name>NBSLOT</name>
  24191. <description>Number of slots in an audio frame</description>
  24192. <bitOffset>8</bitOffset>
  24193. <bitWidth>4</bitWidth>
  24194. </field>
  24195. <field>
  24196. <name>SLOTSZ</name>
  24197. <description>Slot size</description>
  24198. <bitOffset>6</bitOffset>
  24199. <bitWidth>2</bitWidth>
  24200. </field>
  24201. <field>
  24202. <name>FBOFF</name>
  24203. <description>First bit offset</description>
  24204. <bitOffset>0</bitOffset>
  24205. <bitWidth>5</bitWidth>
  24206. </field>
  24207. </fields>
  24208. </register>
  24209. <register>
  24210. <name>BIM</name>
  24211. <displayName>BIM</displayName>
  24212. <description>BInterrupt mask register2</description>
  24213. <addressOffset>0x34</addressOffset>
  24214. <size>0x20</size>
  24215. <access>read-write</access>
  24216. <resetValue>0x00000000</resetValue>
  24217. <fields>
  24218. <field>
  24219. <name>LFSDETIE</name>
  24220. <description>Late frame synchronization detection interrupt enable</description>
  24221. <bitOffset>6</bitOffset>
  24222. <bitWidth>1</bitWidth>
  24223. </field>
  24224. <field>
  24225. <name>AFSDETIE</name>
  24226. <description>Anticipated frame synchronization detection interrupt enable</description>
  24227. <bitOffset>5</bitOffset>
  24228. <bitWidth>1</bitWidth>
  24229. </field>
  24230. <field>
  24231. <name>CNRDYIE</name>
  24232. <description>Codec not ready interrupt enable</description>
  24233. <bitOffset>4</bitOffset>
  24234. <bitWidth>1</bitWidth>
  24235. </field>
  24236. <field>
  24237. <name>FREQIE</name>
  24238. <description>FIFO request interrupt enable</description>
  24239. <bitOffset>3</bitOffset>
  24240. <bitWidth>1</bitWidth>
  24241. </field>
  24242. <field>
  24243. <name>WCKCFG</name>
  24244. <description>Wrong clock configuration interrupt enable</description>
  24245. <bitOffset>2</bitOffset>
  24246. <bitWidth>1</bitWidth>
  24247. </field>
  24248. <field>
  24249. <name>MUTEDET</name>
  24250. <description>Mute detection interrupt enable</description>
  24251. <bitOffset>1</bitOffset>
  24252. <bitWidth>1</bitWidth>
  24253. </field>
  24254. <field>
  24255. <name>OVRUDRIE</name>
  24256. <description>Overrun/underrun interrupt enable</description>
  24257. <bitOffset>0</bitOffset>
  24258. <bitWidth>1</bitWidth>
  24259. </field>
  24260. </fields>
  24261. </register>
  24262. <register>
  24263. <name>BSR</name>
  24264. <displayName>BSR</displayName>
  24265. <description>BStatus register</description>
  24266. <addressOffset>0x38</addressOffset>
  24267. <size>0x20</size>
  24268. <access>read-only</access>
  24269. <resetValue>0x00000008</resetValue>
  24270. <fields>
  24271. <field>
  24272. <name>FLVL</name>
  24273. <description>FIFO level threshold</description>
  24274. <bitOffset>16</bitOffset>
  24275. <bitWidth>3</bitWidth>
  24276. </field>
  24277. <field>
  24278. <name>LFSDET</name>
  24279. <description>Late frame synchronization detection</description>
  24280. <bitOffset>6</bitOffset>
  24281. <bitWidth>1</bitWidth>
  24282. </field>
  24283. <field>
  24284. <name>AFSDET</name>
  24285. <description>Anticipated frame synchronization detection</description>
  24286. <bitOffset>5</bitOffset>
  24287. <bitWidth>1</bitWidth>
  24288. </field>
  24289. <field>
  24290. <name>CNRDY</name>
  24291. <description>Codec not ready</description>
  24292. <bitOffset>4</bitOffset>
  24293. <bitWidth>1</bitWidth>
  24294. </field>
  24295. <field>
  24296. <name>FREQ</name>
  24297. <description>FIFO request</description>
  24298. <bitOffset>3</bitOffset>
  24299. <bitWidth>1</bitWidth>
  24300. </field>
  24301. <field>
  24302. <name>WCKCFG</name>
  24303. <description>Wrong clock configuration flag</description>
  24304. <bitOffset>2</bitOffset>
  24305. <bitWidth>1</bitWidth>
  24306. </field>
  24307. <field>
  24308. <name>MUTEDET</name>
  24309. <description>Mute detection</description>
  24310. <bitOffset>1</bitOffset>
  24311. <bitWidth>1</bitWidth>
  24312. </field>
  24313. <field>
  24314. <name>OVRUDR</name>
  24315. <description>Overrun / underrun</description>
  24316. <bitOffset>0</bitOffset>
  24317. <bitWidth>1</bitWidth>
  24318. </field>
  24319. </fields>
  24320. </register>
  24321. <register>
  24322. <name>BCLRFR</name>
  24323. <displayName>BCLRFR</displayName>
  24324. <description>BClear flag register</description>
  24325. <addressOffset>0x3C</addressOffset>
  24326. <size>0x20</size>
  24327. <access>write-only</access>
  24328. <resetValue>0x00000000</resetValue>
  24329. <fields>
  24330. <field>
  24331. <name>LFSDET</name>
  24332. <description>Clear late frame synchronization detection flag</description>
  24333. <bitOffset>6</bitOffset>
  24334. <bitWidth>1</bitWidth>
  24335. </field>
  24336. <field>
  24337. <name>CAFSDET</name>
  24338. <description>Clear anticipated frame synchronization detection flag</description>
  24339. <bitOffset>5</bitOffset>
  24340. <bitWidth>1</bitWidth>
  24341. </field>
  24342. <field>
  24343. <name>CNRDY</name>
  24344. <description>Clear codec not ready flag</description>
  24345. <bitOffset>4</bitOffset>
  24346. <bitWidth>1</bitWidth>
  24347. </field>
  24348. <field>
  24349. <name>WCKCFG</name>
  24350. <description>Clear wrong clock configuration flag</description>
  24351. <bitOffset>2</bitOffset>
  24352. <bitWidth>1</bitWidth>
  24353. </field>
  24354. <field>
  24355. <name>MUTEDET</name>
  24356. <description>Mute detection flag</description>
  24357. <bitOffset>1</bitOffset>
  24358. <bitWidth>1</bitWidth>
  24359. </field>
  24360. <field>
  24361. <name>OVRUDR</name>
  24362. <description>Clear overrun / underrun</description>
  24363. <bitOffset>0</bitOffset>
  24364. <bitWidth>1</bitWidth>
  24365. </field>
  24366. </fields>
  24367. </register>
  24368. <register>
  24369. <name>BDR</name>
  24370. <displayName>BDR</displayName>
  24371. <description>BData register</description>
  24372. <addressOffset>0x40</addressOffset>
  24373. <size>0x20</size>
  24374. <access>read-write</access>
  24375. <resetValue>0x00000000</resetValue>
  24376. <fields>
  24377. <field>
  24378. <name>DATA</name>
  24379. <description>Data</description>
  24380. <bitOffset>0</bitOffset>
  24381. <bitWidth>32</bitWidth>
  24382. </field>
  24383. </fields>
  24384. </register>
  24385. <register>
  24386. <name>ACR1</name>
  24387. <displayName>ACR1</displayName>
  24388. <description>AConfiguration register 1</description>
  24389. <addressOffset>0x4</addressOffset>
  24390. <size>0x20</size>
  24391. <access>read-write</access>
  24392. <resetValue>0x00000040</resetValue>
  24393. <fields>
  24394. <field>
  24395. <name>MCKEN</name>
  24396. <description>Master clock generation enable</description>
  24397. <bitOffset>27</bitOffset>
  24398. <bitWidth>1</bitWidth>
  24399. </field>
  24400. <field>
  24401. <name>OSR</name>
  24402. <description>Oversampling ratio for master clock</description>
  24403. <bitOffset>26</bitOffset>
  24404. <bitWidth>1</bitWidth>
  24405. </field>
  24406. <field>
  24407. <name>MCJDIV</name>
  24408. <description>Master clock divider</description>
  24409. <bitOffset>20</bitOffset>
  24410. <bitWidth>6</bitWidth>
  24411. </field>
  24412. <field>
  24413. <name>NODIV</name>
  24414. <description>No divider</description>
  24415. <bitOffset>19</bitOffset>
  24416. <bitWidth>1</bitWidth>
  24417. </field>
  24418. <field>
  24419. <name>DMAEN</name>
  24420. <description>DMA enable</description>
  24421. <bitOffset>17</bitOffset>
  24422. <bitWidth>1</bitWidth>
  24423. </field>
  24424. <field>
  24425. <name>SAIBEN</name>
  24426. <description>Audio block B enable</description>
  24427. <bitOffset>16</bitOffset>
  24428. <bitWidth>1</bitWidth>
  24429. </field>
  24430. <field>
  24431. <name>OutDri</name>
  24432. <description>Output drive</description>
  24433. <bitOffset>13</bitOffset>
  24434. <bitWidth>1</bitWidth>
  24435. </field>
  24436. <field>
  24437. <name>MONO</name>
  24438. <description>Mono mode</description>
  24439. <bitOffset>12</bitOffset>
  24440. <bitWidth>1</bitWidth>
  24441. </field>
  24442. <field>
  24443. <name>SYNCEN</name>
  24444. <description>Synchronization enable</description>
  24445. <bitOffset>10</bitOffset>
  24446. <bitWidth>2</bitWidth>
  24447. </field>
  24448. <field>
  24449. <name>CKSTR</name>
  24450. <description>Clock strobing edge</description>
  24451. <bitOffset>9</bitOffset>
  24452. <bitWidth>1</bitWidth>
  24453. </field>
  24454. <field>
  24455. <name>LSBFIRST</name>
  24456. <description>Least significant bit first</description>
  24457. <bitOffset>8</bitOffset>
  24458. <bitWidth>1</bitWidth>
  24459. </field>
  24460. <field>
  24461. <name>DS</name>
  24462. <description>Data size</description>
  24463. <bitOffset>5</bitOffset>
  24464. <bitWidth>3</bitWidth>
  24465. </field>
  24466. <field>
  24467. <name>PRTCFG</name>
  24468. <description>Protocol configuration</description>
  24469. <bitOffset>2</bitOffset>
  24470. <bitWidth>2</bitWidth>
  24471. </field>
  24472. <field>
  24473. <name>MODE</name>
  24474. <description>Audio block mode</description>
  24475. <bitOffset>0</bitOffset>
  24476. <bitWidth>2</bitWidth>
  24477. </field>
  24478. </fields>
  24479. </register>
  24480. <register>
  24481. <name>ACR2</name>
  24482. <displayName>ACR2</displayName>
  24483. <description>AConfiguration register 2</description>
  24484. <addressOffset>0x8</addressOffset>
  24485. <size>0x20</size>
  24486. <access>read-write</access>
  24487. <resetValue>0x00000000</resetValue>
  24488. <fields>
  24489. <field>
  24490. <name>COMP</name>
  24491. <description>Companding mode</description>
  24492. <bitOffset>14</bitOffset>
  24493. <bitWidth>2</bitWidth>
  24494. </field>
  24495. <field>
  24496. <name>CPL</name>
  24497. <description>Complement bit</description>
  24498. <bitOffset>13</bitOffset>
  24499. <bitWidth>1</bitWidth>
  24500. </field>
  24501. <field>
  24502. <name>MUTECN</name>
  24503. <description>Mute counter</description>
  24504. <bitOffset>7</bitOffset>
  24505. <bitWidth>6</bitWidth>
  24506. </field>
  24507. <field>
  24508. <name>MUTEVAL</name>
  24509. <description>Mute value</description>
  24510. <bitOffset>6</bitOffset>
  24511. <bitWidth>1</bitWidth>
  24512. </field>
  24513. <field>
  24514. <name>MUTE</name>
  24515. <description>Mute</description>
  24516. <bitOffset>5</bitOffset>
  24517. <bitWidth>1</bitWidth>
  24518. </field>
  24519. <field>
  24520. <name>TRIS</name>
  24521. <description>Tristate management on data line</description>
  24522. <bitOffset>4</bitOffset>
  24523. <bitWidth>1</bitWidth>
  24524. </field>
  24525. <field>
  24526. <name>FFLUS</name>
  24527. <description>FIFO flush</description>
  24528. <bitOffset>3</bitOffset>
  24529. <bitWidth>1</bitWidth>
  24530. </field>
  24531. <field>
  24532. <name>FTH</name>
  24533. <description>FIFO threshold</description>
  24534. <bitOffset>0</bitOffset>
  24535. <bitWidth>3</bitWidth>
  24536. </field>
  24537. </fields>
  24538. </register>
  24539. <register>
  24540. <name>AFRCR</name>
  24541. <displayName>AFRCR</displayName>
  24542. <description>AFRCR</description>
  24543. <addressOffset>0xC</addressOffset>
  24544. <size>0x20</size>
  24545. <access>read-write</access>
  24546. <resetValue>0x00000007</resetValue>
  24547. <fields>
  24548. <field>
  24549. <name>FSOFF</name>
  24550. <description>Frame synchronization offset</description>
  24551. <bitOffset>18</bitOffset>
  24552. <bitWidth>1</bitWidth>
  24553. </field>
  24554. <field>
  24555. <name>FSPOL</name>
  24556. <description>Frame synchronization polarity</description>
  24557. <bitOffset>17</bitOffset>
  24558. <bitWidth>1</bitWidth>
  24559. </field>
  24560. <field>
  24561. <name>FSDEF</name>
  24562. <description>Frame synchronization definition</description>
  24563. <bitOffset>16</bitOffset>
  24564. <bitWidth>1</bitWidth>
  24565. </field>
  24566. <field>
  24567. <name>FSALL</name>
  24568. <description>Frame synchronization active level length</description>
  24569. <bitOffset>8</bitOffset>
  24570. <bitWidth>7</bitWidth>
  24571. </field>
  24572. <field>
  24573. <name>FRL</name>
  24574. <description>Frame length</description>
  24575. <bitOffset>0</bitOffset>
  24576. <bitWidth>8</bitWidth>
  24577. </field>
  24578. </fields>
  24579. </register>
  24580. <register>
  24581. <name>ASLOTR</name>
  24582. <displayName>ASLOTR</displayName>
  24583. <description>ASlot register</description>
  24584. <addressOffset>0x10</addressOffset>
  24585. <size>0x20</size>
  24586. <access>read-write</access>
  24587. <resetValue>0x00000000</resetValue>
  24588. <fields>
  24589. <field>
  24590. <name>SLOTEN</name>
  24591. <description>Slot enable</description>
  24592. <bitOffset>16</bitOffset>
  24593. <bitWidth>16</bitWidth>
  24594. </field>
  24595. <field>
  24596. <name>NBSLOT</name>
  24597. <description>Number of slots in an audio frame</description>
  24598. <bitOffset>8</bitOffset>
  24599. <bitWidth>4</bitWidth>
  24600. </field>
  24601. <field>
  24602. <name>SLOTSZ</name>
  24603. <description>Slot size</description>
  24604. <bitOffset>6</bitOffset>
  24605. <bitWidth>2</bitWidth>
  24606. </field>
  24607. <field>
  24608. <name>FBOFF</name>
  24609. <description>First bit offset</description>
  24610. <bitOffset>0</bitOffset>
  24611. <bitWidth>5</bitWidth>
  24612. </field>
  24613. </fields>
  24614. </register>
  24615. <register>
  24616. <name>AIM</name>
  24617. <displayName>AIM</displayName>
  24618. <description>AInterrupt mask register2</description>
  24619. <addressOffset>0x14</addressOffset>
  24620. <size>0x20</size>
  24621. <access>read-write</access>
  24622. <resetValue>0x00000000</resetValue>
  24623. <fields>
  24624. <field>
  24625. <name>LFSDET</name>
  24626. <description>Late frame synchronization detection interrupt enable</description>
  24627. <bitOffset>6</bitOffset>
  24628. <bitWidth>1</bitWidth>
  24629. </field>
  24630. <field>
  24631. <name>AFSDETIE</name>
  24632. <description>Anticipated frame synchronization detection interrupt enable</description>
  24633. <bitOffset>5</bitOffset>
  24634. <bitWidth>1</bitWidth>
  24635. </field>
  24636. <field>
  24637. <name>CNRDYIE</name>
  24638. <description>Codec not ready interrupt enable</description>
  24639. <bitOffset>4</bitOffset>
  24640. <bitWidth>1</bitWidth>
  24641. </field>
  24642. <field>
  24643. <name>FREQIE</name>
  24644. <description>FIFO request interrupt enable</description>
  24645. <bitOffset>3</bitOffset>
  24646. <bitWidth>1</bitWidth>
  24647. </field>
  24648. <field>
  24649. <name>WCKCFG</name>
  24650. <description>Wrong clock configuration interrupt enable</description>
  24651. <bitOffset>2</bitOffset>
  24652. <bitWidth>1</bitWidth>
  24653. </field>
  24654. <field>
  24655. <name>MUTEDET</name>
  24656. <description>Mute detection interrupt enable</description>
  24657. <bitOffset>1</bitOffset>
  24658. <bitWidth>1</bitWidth>
  24659. </field>
  24660. <field>
  24661. <name>OVRUDRIE</name>
  24662. <description>Overrun/underrun interrupt enable</description>
  24663. <bitOffset>0</bitOffset>
  24664. <bitWidth>1</bitWidth>
  24665. </field>
  24666. </fields>
  24667. </register>
  24668. <register>
  24669. <name>ASR</name>
  24670. <displayName>ASR</displayName>
  24671. <description>AStatus register</description>
  24672. <addressOffset>0x18</addressOffset>
  24673. <size>0x20</size>
  24674. <access>read-only</access>
  24675. <resetValue>0x00000008</resetValue>
  24676. <fields>
  24677. <field>
  24678. <name>FLVL</name>
  24679. <description>FIFO level threshold</description>
  24680. <bitOffset>16</bitOffset>
  24681. <bitWidth>3</bitWidth>
  24682. </field>
  24683. <field>
  24684. <name>LFSDET</name>
  24685. <description>Late frame synchronization detection</description>
  24686. <bitOffset>6</bitOffset>
  24687. <bitWidth>1</bitWidth>
  24688. </field>
  24689. <field>
  24690. <name>AFSDET</name>
  24691. <description>Anticipated frame synchronization detection</description>
  24692. <bitOffset>5</bitOffset>
  24693. <bitWidth>1</bitWidth>
  24694. </field>
  24695. <field>
  24696. <name>CNRDY</name>
  24697. <description>Codec not ready</description>
  24698. <bitOffset>4</bitOffset>
  24699. <bitWidth>1</bitWidth>
  24700. </field>
  24701. <field>
  24702. <name>FREQ</name>
  24703. <description>FIFO request</description>
  24704. <bitOffset>3</bitOffset>
  24705. <bitWidth>1</bitWidth>
  24706. </field>
  24707. <field>
  24708. <name>WCKCFG</name>
  24709. <description>Wrong clock configuration flag. This bit is read only</description>
  24710. <bitOffset>2</bitOffset>
  24711. <bitWidth>1</bitWidth>
  24712. </field>
  24713. <field>
  24714. <name>MUTEDET</name>
  24715. <description>Mute detection</description>
  24716. <bitOffset>1</bitOffset>
  24717. <bitWidth>1</bitWidth>
  24718. </field>
  24719. <field>
  24720. <name>OVRUDR</name>
  24721. <description>Overrun / underrun</description>
  24722. <bitOffset>0</bitOffset>
  24723. <bitWidth>1</bitWidth>
  24724. </field>
  24725. </fields>
  24726. </register>
  24727. <register>
  24728. <name>ACLRFR</name>
  24729. <displayName>ACLRFR</displayName>
  24730. <description>AClear flag register</description>
  24731. <addressOffset>0x1C</addressOffset>
  24732. <size>0x20</size>
  24733. <access>write-only</access>
  24734. <resetValue>0x00000000</resetValue>
  24735. <fields>
  24736. <field>
  24737. <name>LFSDET</name>
  24738. <description>Clear late frame synchronization detection flag</description>
  24739. <bitOffset>6</bitOffset>
  24740. <bitWidth>1</bitWidth>
  24741. </field>
  24742. <field>
  24743. <name>CAFSDET</name>
  24744. <description>Clear anticipated frame synchronization detection flag</description>
  24745. <bitOffset>5</bitOffset>
  24746. <bitWidth>1</bitWidth>
  24747. </field>
  24748. <field>
  24749. <name>CNRDY</name>
  24750. <description>Clear codec not ready flag</description>
  24751. <bitOffset>4</bitOffset>
  24752. <bitWidth>1</bitWidth>
  24753. </field>
  24754. <field>
  24755. <name>WCKCFG</name>
  24756. <description>Clear wrong clock configuration flag</description>
  24757. <bitOffset>2</bitOffset>
  24758. <bitWidth>1</bitWidth>
  24759. </field>
  24760. <field>
  24761. <name>MUTEDET</name>
  24762. <description>Mute detection flag</description>
  24763. <bitOffset>1</bitOffset>
  24764. <bitWidth>1</bitWidth>
  24765. </field>
  24766. <field>
  24767. <name>OVRUDR</name>
  24768. <description>Clear overrun / underrun</description>
  24769. <bitOffset>0</bitOffset>
  24770. <bitWidth>1</bitWidth>
  24771. </field>
  24772. </fields>
  24773. </register>
  24774. <register>
  24775. <name>ADR</name>
  24776. <displayName>ADR</displayName>
  24777. <description>AData register</description>
  24778. <addressOffset>0x20</addressOffset>
  24779. <size>0x20</size>
  24780. <access>read-write</access>
  24781. <resetValue>0x00000000</resetValue>
  24782. <fields>
  24783. <field>
  24784. <name>DATA</name>
  24785. <description>Data</description>
  24786. <bitOffset>0</bitOffset>
  24787. <bitWidth>32</bitWidth>
  24788. </field>
  24789. </fields>
  24790. </register>
  24791. <register>
  24792. <name>PDMCR</name>
  24793. <displayName>PDMCR</displayName>
  24794. <description>PDM control register</description>
  24795. <addressOffset>0x44</addressOffset>
  24796. <size>0x20</size>
  24797. <access>read-write</access>
  24798. <resetValue>0x00000000</resetValue>
  24799. <fields>
  24800. <field>
  24801. <name>CKEN4</name>
  24802. <description>Clock enable of bitstream clock number 4</description>
  24803. <bitOffset>11</bitOffset>
  24804. <bitWidth>1</bitWidth>
  24805. </field>
  24806. <field>
  24807. <name>CKEN3</name>
  24808. <description>Clock enable of bitstream clock number 3</description>
  24809. <bitOffset>10</bitOffset>
  24810. <bitWidth>1</bitWidth>
  24811. </field>
  24812. <field>
  24813. <name>CKEN2</name>
  24814. <description>Clock enable of bitstream clock number 2</description>
  24815. <bitOffset>9</bitOffset>
  24816. <bitWidth>1</bitWidth>
  24817. </field>
  24818. <field>
  24819. <name>CKEN1</name>
  24820. <description>Clock enable of bitstream clock number 1</description>
  24821. <bitOffset>8</bitOffset>
  24822. <bitWidth>1</bitWidth>
  24823. </field>
  24824. <field>
  24825. <name>MICNBR</name>
  24826. <description>Number of microphones</description>
  24827. <bitOffset>4</bitOffset>
  24828. <bitWidth>2</bitWidth>
  24829. </field>
  24830. <field>
  24831. <name>PDMEN</name>
  24832. <description>PDM enable</description>
  24833. <bitOffset>0</bitOffset>
  24834. <bitWidth>1</bitWidth>
  24835. </field>
  24836. </fields>
  24837. </register>
  24838. <register>
  24839. <name>PDMDLY</name>
  24840. <displayName>PDMDLY</displayName>
  24841. <description>PDM delay register</description>
  24842. <addressOffset>0x48</addressOffset>
  24843. <size>0x20</size>
  24844. <access>read-write</access>
  24845. <resetValue>0x00000000</resetValue>
  24846. <fields>
  24847. <field>
  24848. <name>DLYM4R</name>
  24849. <description>Delay line for second microphone of pair 4</description>
  24850. <bitOffset>28</bitOffset>
  24851. <bitWidth>3</bitWidth>
  24852. </field>
  24853. <field>
  24854. <name>DLYM4L</name>
  24855. <description>Delay line for first microphone of pair 4</description>
  24856. <bitOffset>24</bitOffset>
  24857. <bitWidth>3</bitWidth>
  24858. </field>
  24859. <field>
  24860. <name>DLYM3R</name>
  24861. <description>Delay line for second microphone of pair 3</description>
  24862. <bitOffset>20</bitOffset>
  24863. <bitWidth>3</bitWidth>
  24864. </field>
  24865. <field>
  24866. <name>DLYM3L</name>
  24867. <description>Delay line for first microphone of pair 3</description>
  24868. <bitOffset>16</bitOffset>
  24869. <bitWidth>3</bitWidth>
  24870. </field>
  24871. <field>
  24872. <name>DLYM2R</name>
  24873. <description>Delay line for second microphone of pair 2</description>
  24874. <bitOffset>12</bitOffset>
  24875. <bitWidth>3</bitWidth>
  24876. </field>
  24877. <field>
  24878. <name>DLYM2L</name>
  24879. <description>Delay line for first microphone of pair 2</description>
  24880. <bitOffset>8</bitOffset>
  24881. <bitWidth>3</bitWidth>
  24882. </field>
  24883. <field>
  24884. <name>DLYM1R</name>
  24885. <description>Delay line for second microphone of pair 1</description>
  24886. <bitOffset>4</bitOffset>
  24887. <bitWidth>3</bitWidth>
  24888. </field>
  24889. <field>
  24890. <name>DLYM1L</name>
  24891. <description>Delay line for first microphone of pair 1</description>
  24892. <bitOffset>0</bitOffset>
  24893. <bitWidth>3</bitWidth>
  24894. </field>
  24895. </fields>
  24896. </register>
  24897. </registers>
  24898. </peripheral>
  24899. <peripheral>
  24900. <name>TIM2</name>
  24901. <description>General-purpose-timers</description>
  24902. <groupName>TIM</groupName>
  24903. <baseAddress>0x40000000</baseAddress>
  24904. <addressBlock>
  24905. <offset>0x0</offset>
  24906. <size>0x400</size>
  24907. <usage>registers</usage>
  24908. </addressBlock>
  24909. <interrupt>
  24910. <name>TIM2</name>
  24911. <description>TIM2 global interrupt</description>
  24912. <value>28</value>
  24913. </interrupt>
  24914. <registers>
  24915. <register>
  24916. <name>CR1</name>
  24917. <displayName>CR1</displayName>
  24918. <description>control register 1</description>
  24919. <addressOffset>0x0</addressOffset>
  24920. <size>0x20</size>
  24921. <access>read-write</access>
  24922. <resetValue>0x0000</resetValue>
  24923. <fields>
  24924. <field>
  24925. <name>UIFREMAP</name>
  24926. <description>UIF status bit remapping</description>
  24927. <bitOffset>11</bitOffset>
  24928. <bitWidth>1</bitWidth>
  24929. </field>
  24930. <field>
  24931. <name>CKD</name>
  24932. <description>Clock division</description>
  24933. <bitOffset>8</bitOffset>
  24934. <bitWidth>2</bitWidth>
  24935. </field>
  24936. <field>
  24937. <name>ARPE</name>
  24938. <description>Auto-reload preload enable</description>
  24939. <bitOffset>7</bitOffset>
  24940. <bitWidth>1</bitWidth>
  24941. </field>
  24942. <field>
  24943. <name>CMS</name>
  24944. <description>Center-aligned mode selection</description>
  24945. <bitOffset>5</bitOffset>
  24946. <bitWidth>2</bitWidth>
  24947. </field>
  24948. <field>
  24949. <name>DIR</name>
  24950. <description>Direction</description>
  24951. <bitOffset>4</bitOffset>
  24952. <bitWidth>1</bitWidth>
  24953. </field>
  24954. <field>
  24955. <name>OPM</name>
  24956. <description>One-pulse mode</description>
  24957. <bitOffset>3</bitOffset>
  24958. <bitWidth>1</bitWidth>
  24959. </field>
  24960. <field>
  24961. <name>URS</name>
  24962. <description>Update request source</description>
  24963. <bitOffset>2</bitOffset>
  24964. <bitWidth>1</bitWidth>
  24965. </field>
  24966. <field>
  24967. <name>UDIS</name>
  24968. <description>Update disable</description>
  24969. <bitOffset>1</bitOffset>
  24970. <bitWidth>1</bitWidth>
  24971. </field>
  24972. <field>
  24973. <name>CEN</name>
  24974. <description>Counter enable</description>
  24975. <bitOffset>0</bitOffset>
  24976. <bitWidth>1</bitWidth>
  24977. </field>
  24978. </fields>
  24979. </register>
  24980. <register>
  24981. <name>CR2</name>
  24982. <displayName>CR2</displayName>
  24983. <description>control register 2</description>
  24984. <addressOffset>0x4</addressOffset>
  24985. <size>0x20</size>
  24986. <access>read-write</access>
  24987. <resetValue>0x0000</resetValue>
  24988. <fields>
  24989. <field>
  24990. <name>TI1S</name>
  24991. <description>TI1 selection</description>
  24992. <bitOffset>7</bitOffset>
  24993. <bitWidth>1</bitWidth>
  24994. </field>
  24995. <field>
  24996. <name>MMS</name>
  24997. <description>Master mode selection</description>
  24998. <bitOffset>4</bitOffset>
  24999. <bitWidth>3</bitWidth>
  25000. </field>
  25001. <field>
  25002. <name>CCDS</name>
  25003. <description>Capture/compare DMA selection</description>
  25004. <bitOffset>3</bitOffset>
  25005. <bitWidth>1</bitWidth>
  25006. </field>
  25007. </fields>
  25008. </register>
  25009. <register>
  25010. <name>SMCR</name>
  25011. <displayName>SMCR</displayName>
  25012. <description>slave mode control register</description>
  25013. <addressOffset>0x8</addressOffset>
  25014. <size>0x20</size>
  25015. <access>read-write</access>
  25016. <resetValue>0x0000</resetValue>
  25017. <fields>
  25018. <field>
  25019. <name>SMS_3</name>
  25020. <description>Slave mode selection - bit 3</description>
  25021. <bitOffset>16</bitOffset>
  25022. <bitWidth>1</bitWidth>
  25023. </field>
  25024. <field>
  25025. <name>ETP</name>
  25026. <description>External trigger polarity</description>
  25027. <bitOffset>15</bitOffset>
  25028. <bitWidth>1</bitWidth>
  25029. </field>
  25030. <field>
  25031. <name>ECE</name>
  25032. <description>External clock enable</description>
  25033. <bitOffset>14</bitOffset>
  25034. <bitWidth>1</bitWidth>
  25035. </field>
  25036. <field>
  25037. <name>ETPS</name>
  25038. <description>External trigger prescaler</description>
  25039. <bitOffset>12</bitOffset>
  25040. <bitWidth>2</bitWidth>
  25041. </field>
  25042. <field>
  25043. <name>ETF</name>
  25044. <description>External trigger filter</description>
  25045. <bitOffset>8</bitOffset>
  25046. <bitWidth>4</bitWidth>
  25047. </field>
  25048. <field>
  25049. <name>MSM</name>
  25050. <description>Master/Slave mode</description>
  25051. <bitOffset>7</bitOffset>
  25052. <bitWidth>1</bitWidth>
  25053. </field>
  25054. <field>
  25055. <name>TS</name>
  25056. <description>Trigger selection</description>
  25057. <bitOffset>4</bitOffset>
  25058. <bitWidth>3</bitWidth>
  25059. </field>
  25060. <field>
  25061. <name>OCCS</name>
  25062. <description>OCREF clear selection</description>
  25063. <bitOffset>3</bitOffset>
  25064. <bitWidth>1</bitWidth>
  25065. </field>
  25066. <field>
  25067. <name>SMS</name>
  25068. <description>Slave mode selection</description>
  25069. <bitOffset>0</bitOffset>
  25070. <bitWidth>3</bitWidth>
  25071. </field>
  25072. </fields>
  25073. </register>
  25074. <register>
  25075. <name>DIER</name>
  25076. <displayName>DIER</displayName>
  25077. <description>DMA/Interrupt enable register</description>
  25078. <addressOffset>0xC</addressOffset>
  25079. <size>0x20</size>
  25080. <access>read-write</access>
  25081. <resetValue>0x0000</resetValue>
  25082. <fields>
  25083. <field>
  25084. <name>CC4DE</name>
  25085. <description>Capture/Compare 4 DMA request enable</description>
  25086. <bitOffset>12</bitOffset>
  25087. <bitWidth>1</bitWidth>
  25088. </field>
  25089. <field>
  25090. <name>CC3DE</name>
  25091. <description>Capture/Compare 3 DMA request enable</description>
  25092. <bitOffset>11</bitOffset>
  25093. <bitWidth>1</bitWidth>
  25094. </field>
  25095. <field>
  25096. <name>CC2DE</name>
  25097. <description>Capture/Compare 2 DMA request enable</description>
  25098. <bitOffset>10</bitOffset>
  25099. <bitWidth>1</bitWidth>
  25100. </field>
  25101. <field>
  25102. <name>CC1DE</name>
  25103. <description>Capture/Compare 1 DMA request enable</description>
  25104. <bitOffset>9</bitOffset>
  25105. <bitWidth>1</bitWidth>
  25106. </field>
  25107. <field>
  25108. <name>UDE</name>
  25109. <description>Update DMA request enable</description>
  25110. <bitOffset>8</bitOffset>
  25111. <bitWidth>1</bitWidth>
  25112. </field>
  25113. <field>
  25114. <name>TIE</name>
  25115. <description>Trigger interrupt enable</description>
  25116. <bitOffset>6</bitOffset>
  25117. <bitWidth>1</bitWidth>
  25118. </field>
  25119. <field>
  25120. <name>CC4IE</name>
  25121. <description>Capture/Compare 4 interrupt enable</description>
  25122. <bitOffset>4</bitOffset>
  25123. <bitWidth>1</bitWidth>
  25124. </field>
  25125. <field>
  25126. <name>CC3IE</name>
  25127. <description>Capture/Compare 3 interrupt enable</description>
  25128. <bitOffset>3</bitOffset>
  25129. <bitWidth>1</bitWidth>
  25130. </field>
  25131. <field>
  25132. <name>CC2IE</name>
  25133. <description>Capture/Compare 2 interrupt enable</description>
  25134. <bitOffset>2</bitOffset>
  25135. <bitWidth>1</bitWidth>
  25136. </field>
  25137. <field>
  25138. <name>CC1IE</name>
  25139. <description>Capture/Compare 1 interrupt enable</description>
  25140. <bitOffset>1</bitOffset>
  25141. <bitWidth>1</bitWidth>
  25142. </field>
  25143. <field>
  25144. <name>UIE</name>
  25145. <description>Update interrupt enable</description>
  25146. <bitOffset>0</bitOffset>
  25147. <bitWidth>1</bitWidth>
  25148. </field>
  25149. </fields>
  25150. </register>
  25151. <register>
  25152. <name>SR</name>
  25153. <displayName>SR</displayName>
  25154. <description>status register</description>
  25155. <addressOffset>0x10</addressOffset>
  25156. <size>0x20</size>
  25157. <access>read-write</access>
  25158. <resetValue>0x0000</resetValue>
  25159. <fields>
  25160. <field>
  25161. <name>CC4OF</name>
  25162. <description>Capture/Compare 4 overcapture flag</description>
  25163. <bitOffset>12</bitOffset>
  25164. <bitWidth>1</bitWidth>
  25165. </field>
  25166. <field>
  25167. <name>CC3OF</name>
  25168. <description>Capture/Compare 3 overcapture flag</description>
  25169. <bitOffset>11</bitOffset>
  25170. <bitWidth>1</bitWidth>
  25171. </field>
  25172. <field>
  25173. <name>CC2OF</name>
  25174. <description>Capture/compare 2 overcapture flag</description>
  25175. <bitOffset>10</bitOffset>
  25176. <bitWidth>1</bitWidth>
  25177. </field>
  25178. <field>
  25179. <name>CC1OF</name>
  25180. <description>Capture/Compare 1 overcapture flag</description>
  25181. <bitOffset>9</bitOffset>
  25182. <bitWidth>1</bitWidth>
  25183. </field>
  25184. <field>
  25185. <name>TIF</name>
  25186. <description>Trigger interrupt flag</description>
  25187. <bitOffset>6</bitOffset>
  25188. <bitWidth>1</bitWidth>
  25189. </field>
  25190. <field>
  25191. <name>CC4IF</name>
  25192. <description>Capture/Compare 4 interrupt flag</description>
  25193. <bitOffset>4</bitOffset>
  25194. <bitWidth>1</bitWidth>
  25195. </field>
  25196. <field>
  25197. <name>CC3IF</name>
  25198. <description>Capture/Compare 3 interrupt flag</description>
  25199. <bitOffset>3</bitOffset>
  25200. <bitWidth>1</bitWidth>
  25201. </field>
  25202. <field>
  25203. <name>CC2IF</name>
  25204. <description>Capture/Compare 2 interrupt flag</description>
  25205. <bitOffset>2</bitOffset>
  25206. <bitWidth>1</bitWidth>
  25207. </field>
  25208. <field>
  25209. <name>CC1IF</name>
  25210. <description>Capture/compare 1 interrupt flag</description>
  25211. <bitOffset>1</bitOffset>
  25212. <bitWidth>1</bitWidth>
  25213. </field>
  25214. <field>
  25215. <name>UIF</name>
  25216. <description>Update interrupt flag</description>
  25217. <bitOffset>0</bitOffset>
  25218. <bitWidth>1</bitWidth>
  25219. </field>
  25220. </fields>
  25221. </register>
  25222. <register>
  25223. <name>EGR</name>
  25224. <displayName>EGR</displayName>
  25225. <description>event generation register</description>
  25226. <addressOffset>0x14</addressOffset>
  25227. <size>0x20</size>
  25228. <access>write-only</access>
  25229. <resetValue>0x0000</resetValue>
  25230. <fields>
  25231. <field>
  25232. <name>TG</name>
  25233. <description>Trigger generation</description>
  25234. <bitOffset>6</bitOffset>
  25235. <bitWidth>1</bitWidth>
  25236. </field>
  25237. <field>
  25238. <name>CC4G</name>
  25239. <description>Capture/compare 4 generation</description>
  25240. <bitOffset>4</bitOffset>
  25241. <bitWidth>1</bitWidth>
  25242. </field>
  25243. <field>
  25244. <name>CC3G</name>
  25245. <description>Capture/compare 3 generation</description>
  25246. <bitOffset>3</bitOffset>
  25247. <bitWidth>1</bitWidth>
  25248. </field>
  25249. <field>
  25250. <name>CC2G</name>
  25251. <description>Capture/compare 2 generation</description>
  25252. <bitOffset>2</bitOffset>
  25253. <bitWidth>1</bitWidth>
  25254. </field>
  25255. <field>
  25256. <name>CC1G</name>
  25257. <description>Capture/compare 1 generation</description>
  25258. <bitOffset>1</bitOffset>
  25259. <bitWidth>1</bitWidth>
  25260. </field>
  25261. <field>
  25262. <name>UG</name>
  25263. <description>Update generation</description>
  25264. <bitOffset>0</bitOffset>
  25265. <bitWidth>1</bitWidth>
  25266. </field>
  25267. </fields>
  25268. </register>
  25269. <register>
  25270. <name>CCMR1_Output</name>
  25271. <displayName>CCMR1_Output</displayName>
  25272. <description>capture/compare mode register 1 (output mode)</description>
  25273. <addressOffset>0x18</addressOffset>
  25274. <size>0x20</size>
  25275. <access>read-write</access>
  25276. <resetValue>0x00000000</resetValue>
  25277. <fields>
  25278. <field>
  25279. <name>OC2M_3</name>
  25280. <description>Output Compare 2 mode - bit 3</description>
  25281. <bitOffset>24</bitOffset>
  25282. <bitWidth>1</bitWidth>
  25283. </field>
  25284. <field>
  25285. <name>OC1M_3</name>
  25286. <description>Output Compare 1 mode - bit 3</description>
  25287. <bitOffset>16</bitOffset>
  25288. <bitWidth>1</bitWidth>
  25289. </field>
  25290. <field>
  25291. <name>OC2CE</name>
  25292. <description>Output compare 2 clear enable</description>
  25293. <bitOffset>15</bitOffset>
  25294. <bitWidth>1</bitWidth>
  25295. </field>
  25296. <field>
  25297. <name>OC2M</name>
  25298. <description>Output compare 2 mode</description>
  25299. <bitOffset>12</bitOffset>
  25300. <bitWidth>3</bitWidth>
  25301. </field>
  25302. <field>
  25303. <name>OC2PE</name>
  25304. <description>Output compare 2 preload enable</description>
  25305. <bitOffset>11</bitOffset>
  25306. <bitWidth>1</bitWidth>
  25307. </field>
  25308. <field>
  25309. <name>OC2FE</name>
  25310. <description>Output compare 2 fast enable</description>
  25311. <bitOffset>10</bitOffset>
  25312. <bitWidth>1</bitWidth>
  25313. </field>
  25314. <field>
  25315. <name>CC2S</name>
  25316. <description>Capture/Compare 2 selection</description>
  25317. <bitOffset>8</bitOffset>
  25318. <bitWidth>2</bitWidth>
  25319. </field>
  25320. <field>
  25321. <name>OC1CE</name>
  25322. <description>Output compare 1 clear enable</description>
  25323. <bitOffset>7</bitOffset>
  25324. <bitWidth>1</bitWidth>
  25325. </field>
  25326. <field>
  25327. <name>OC1M</name>
  25328. <description>Output compare 1 mode</description>
  25329. <bitOffset>4</bitOffset>
  25330. <bitWidth>3</bitWidth>
  25331. </field>
  25332. <field>
  25333. <name>OC1PE</name>
  25334. <description>Output compare 1 preload enable</description>
  25335. <bitOffset>3</bitOffset>
  25336. <bitWidth>1</bitWidth>
  25337. </field>
  25338. <field>
  25339. <name>OC1FE</name>
  25340. <description>Output compare 1 fast enable</description>
  25341. <bitOffset>2</bitOffset>
  25342. <bitWidth>1</bitWidth>
  25343. </field>
  25344. <field>
  25345. <name>CC1S</name>
  25346. <description>Capture/Compare 1 selection</description>
  25347. <bitOffset>0</bitOffset>
  25348. <bitWidth>2</bitWidth>
  25349. </field>
  25350. </fields>
  25351. </register>
  25352. <register>
  25353. <name>CCMR1_Input</name>
  25354. <displayName>CCMR1_Input</displayName>
  25355. <description>capture/compare mode register 1 (input mode)</description>
  25356. <alternateRegister>CCMR1_Output</alternateRegister>
  25357. <addressOffset>0x18</addressOffset>
  25358. <size>0x20</size>
  25359. <access>read-write</access>
  25360. <resetValue>0x00000000</resetValue>
  25361. <fields>
  25362. <field>
  25363. <name>IC2F</name>
  25364. <description>Input capture 2 filter</description>
  25365. <bitOffset>12</bitOffset>
  25366. <bitWidth>4</bitWidth>
  25367. </field>
  25368. <field>
  25369. <name>IC2PSC</name>
  25370. <description>Input capture 2 prescaler</description>
  25371. <bitOffset>10</bitOffset>
  25372. <bitWidth>2</bitWidth>
  25373. </field>
  25374. <field>
  25375. <name>CC2S</name>
  25376. <description>Capture/compare 2 selection</description>
  25377. <bitOffset>8</bitOffset>
  25378. <bitWidth>2</bitWidth>
  25379. </field>
  25380. <field>
  25381. <name>IC1F</name>
  25382. <description>Input capture 1 filter</description>
  25383. <bitOffset>4</bitOffset>
  25384. <bitWidth>4</bitWidth>
  25385. </field>
  25386. <field>
  25387. <name>IC1PSC</name>
  25388. <description>Input capture 1 prescaler</description>
  25389. <bitOffset>2</bitOffset>
  25390. <bitWidth>2</bitWidth>
  25391. </field>
  25392. <field>
  25393. <name>CC1S</name>
  25394. <description>Capture/Compare 1 selection</description>
  25395. <bitOffset>0</bitOffset>
  25396. <bitWidth>2</bitWidth>
  25397. </field>
  25398. </fields>
  25399. </register>
  25400. <register>
  25401. <name>CCMR2_Output</name>
  25402. <displayName>CCMR2_Output</displayName>
  25403. <description>capture/compare mode register 2 (output mode)</description>
  25404. <addressOffset>0x1C</addressOffset>
  25405. <size>0x20</size>
  25406. <access>read-write</access>
  25407. <resetValue>0x00000000</resetValue>
  25408. <fields>
  25409. <field>
  25410. <name>OC4M_3</name>
  25411. <description>Output Compare 4 mode - bit 3</description>
  25412. <bitOffset>24</bitOffset>
  25413. <bitWidth>1</bitWidth>
  25414. </field>
  25415. <field>
  25416. <name>OC3M_3</name>
  25417. <description>Output Compare 3 mode - bit 3</description>
  25418. <bitOffset>16</bitOffset>
  25419. <bitWidth>1</bitWidth>
  25420. </field>
  25421. <field>
  25422. <name>OC4CE</name>
  25423. <description>Output compare 4 clear enable</description>
  25424. <bitOffset>15</bitOffset>
  25425. <bitWidth>1</bitWidth>
  25426. </field>
  25427. <field>
  25428. <name>OC4M</name>
  25429. <description>Output compare 4 mode</description>
  25430. <bitOffset>12</bitOffset>
  25431. <bitWidth>3</bitWidth>
  25432. </field>
  25433. <field>
  25434. <name>OC4PE</name>
  25435. <description>Output compare 4 preload enable</description>
  25436. <bitOffset>11</bitOffset>
  25437. <bitWidth>1</bitWidth>
  25438. </field>
  25439. <field>
  25440. <name>OC4FE</name>
  25441. <description>Output compare 4 fast enable</description>
  25442. <bitOffset>10</bitOffset>
  25443. <bitWidth>1</bitWidth>
  25444. </field>
  25445. <field>
  25446. <name>CC4S</name>
  25447. <description>Capture/Compare 4 selection</description>
  25448. <bitOffset>8</bitOffset>
  25449. <bitWidth>2</bitWidth>
  25450. </field>
  25451. <field>
  25452. <name>OC3CE</name>
  25453. <description>Output compare 3 clear enable</description>
  25454. <bitOffset>7</bitOffset>
  25455. <bitWidth>1</bitWidth>
  25456. </field>
  25457. <field>
  25458. <name>OC3M</name>
  25459. <description>Output compare 3 mode</description>
  25460. <bitOffset>4</bitOffset>
  25461. <bitWidth>3</bitWidth>
  25462. </field>
  25463. <field>
  25464. <name>OC3PE</name>
  25465. <description>Output compare 3 preload enable</description>
  25466. <bitOffset>3</bitOffset>
  25467. <bitWidth>1</bitWidth>
  25468. </field>
  25469. <field>
  25470. <name>OC3FE</name>
  25471. <description>Output compare 3 fast enable</description>
  25472. <bitOffset>2</bitOffset>
  25473. <bitWidth>1</bitWidth>
  25474. </field>
  25475. <field>
  25476. <name>CC3S</name>
  25477. <description>Capture/Compare 3 selection</description>
  25478. <bitOffset>0</bitOffset>
  25479. <bitWidth>2</bitWidth>
  25480. </field>
  25481. </fields>
  25482. </register>
  25483. <register>
  25484. <name>CCMR2_Input</name>
  25485. <displayName>CCMR2_Input</displayName>
  25486. <description>capture/compare mode register 2 (input mode)</description>
  25487. <alternateRegister>CCMR2_Output</alternateRegister>
  25488. <addressOffset>0x1C</addressOffset>
  25489. <size>0x20</size>
  25490. <access>read-write</access>
  25491. <resetValue>0x00000000</resetValue>
  25492. <fields>
  25493. <field>
  25494. <name>IC4F</name>
  25495. <description>Input capture 4 filter</description>
  25496. <bitOffset>12</bitOffset>
  25497. <bitWidth>4</bitWidth>
  25498. </field>
  25499. <field>
  25500. <name>IC4PSC</name>
  25501. <description>Input capture 4 prescaler</description>
  25502. <bitOffset>10</bitOffset>
  25503. <bitWidth>2</bitWidth>
  25504. </field>
  25505. <field>
  25506. <name>CC4S</name>
  25507. <description>Capture/Compare 4 selection</description>
  25508. <bitOffset>8</bitOffset>
  25509. <bitWidth>2</bitWidth>
  25510. </field>
  25511. <field>
  25512. <name>IC3F</name>
  25513. <description>Input capture 3 filter</description>
  25514. <bitOffset>4</bitOffset>
  25515. <bitWidth>4</bitWidth>
  25516. </field>
  25517. <field>
  25518. <name>IC3PSC</name>
  25519. <description>Input capture 3 prescaler</description>
  25520. <bitOffset>2</bitOffset>
  25521. <bitWidth>2</bitWidth>
  25522. </field>
  25523. <field>
  25524. <name>CC3S</name>
  25525. <description>Capture/Compare 3 selection</description>
  25526. <bitOffset>0</bitOffset>
  25527. <bitWidth>2</bitWidth>
  25528. </field>
  25529. </fields>
  25530. </register>
  25531. <register>
  25532. <name>CCER</name>
  25533. <displayName>CCER</displayName>
  25534. <description>capture/compare enable register</description>
  25535. <addressOffset>0x20</addressOffset>
  25536. <size>0x20</size>
  25537. <access>read-write</access>
  25538. <resetValue>0x0000</resetValue>
  25539. <fields>
  25540. <field>
  25541. <name>CC4NP</name>
  25542. <description>Capture/Compare 4 output Polarity</description>
  25543. <bitOffset>15</bitOffset>
  25544. <bitWidth>1</bitWidth>
  25545. </field>
  25546. <field>
  25547. <name>CC4P</name>
  25548. <description>Capture/Compare 3 output Polarity</description>
  25549. <bitOffset>13</bitOffset>
  25550. <bitWidth>1</bitWidth>
  25551. </field>
  25552. <field>
  25553. <name>CC4E</name>
  25554. <description>Capture/Compare 4 output enable</description>
  25555. <bitOffset>12</bitOffset>
  25556. <bitWidth>1</bitWidth>
  25557. </field>
  25558. <field>
  25559. <name>CC3NP</name>
  25560. <description>Capture/Compare 3 output Polarity</description>
  25561. <bitOffset>11</bitOffset>
  25562. <bitWidth>1</bitWidth>
  25563. </field>
  25564. <field>
  25565. <name>CC3P</name>
  25566. <description>Capture/Compare 3 output Polarity</description>
  25567. <bitOffset>9</bitOffset>
  25568. <bitWidth>1</bitWidth>
  25569. </field>
  25570. <field>
  25571. <name>CC3E</name>
  25572. <description>Capture/Compare 3 output enable</description>
  25573. <bitOffset>8</bitOffset>
  25574. <bitWidth>1</bitWidth>
  25575. </field>
  25576. <field>
  25577. <name>CC2NP</name>
  25578. <description>Capture/Compare 2 output Polarity</description>
  25579. <bitOffset>7</bitOffset>
  25580. <bitWidth>1</bitWidth>
  25581. </field>
  25582. <field>
  25583. <name>CC2P</name>
  25584. <description>Capture/Compare 2 output Polarity</description>
  25585. <bitOffset>5</bitOffset>
  25586. <bitWidth>1</bitWidth>
  25587. </field>
  25588. <field>
  25589. <name>CC2E</name>
  25590. <description>Capture/Compare 2 output enable</description>
  25591. <bitOffset>4</bitOffset>
  25592. <bitWidth>1</bitWidth>
  25593. </field>
  25594. <field>
  25595. <name>CC1NP</name>
  25596. <description>Capture/Compare 1 output Polarity</description>
  25597. <bitOffset>3</bitOffset>
  25598. <bitWidth>1</bitWidth>
  25599. </field>
  25600. <field>
  25601. <name>CC1P</name>
  25602. <description>Capture/Compare 1 output Polarity</description>
  25603. <bitOffset>1</bitOffset>
  25604. <bitWidth>1</bitWidth>
  25605. </field>
  25606. <field>
  25607. <name>CC1E</name>
  25608. <description>Capture/Compare 1 output enable</description>
  25609. <bitOffset>0</bitOffset>
  25610. <bitWidth>1</bitWidth>
  25611. </field>
  25612. </fields>
  25613. </register>
  25614. <register>
  25615. <name>CNT</name>
  25616. <displayName>CNT</displayName>
  25617. <description>counter</description>
  25618. <addressOffset>0x24</addressOffset>
  25619. <size>0x20</size>
  25620. <resetValue>0x00000000</resetValue>
  25621. <fields>
  25622. <field>
  25623. <name>CNT_H</name>
  25624. <description>High counter value (TIM2 only)</description>
  25625. <bitOffset>16</bitOffset>
  25626. <bitWidth>15</bitWidth>
  25627. <access>read-write</access>
  25628. </field>
  25629. <field>
  25630. <name>CNT_L</name>
  25631. <description>Low counter value</description>
  25632. <bitOffset>0</bitOffset>
  25633. <bitWidth>16</bitWidth>
  25634. <access>read-write</access>
  25635. </field>
  25636. <field>
  25637. <name>UIFCPY</name>
  25638. <description>Value depends on IUFREMAP in TIM2_CR1.</description>
  25639. <bitOffset>31</bitOffset>
  25640. <bitWidth>1</bitWidth>
  25641. <access>read-only</access>
  25642. </field>
  25643. </fields>
  25644. </register>
  25645. <register>
  25646. <name>PSC</name>
  25647. <displayName>PSC</displayName>
  25648. <description>prescaler</description>
  25649. <addressOffset>0x28</addressOffset>
  25650. <size>0x20</size>
  25651. <access>read-write</access>
  25652. <resetValue>0x0000</resetValue>
  25653. <fields>
  25654. <field>
  25655. <name>PSC</name>
  25656. <description>Prescaler value</description>
  25657. <bitOffset>0</bitOffset>
  25658. <bitWidth>16</bitWidth>
  25659. </field>
  25660. </fields>
  25661. </register>
  25662. <register>
  25663. <name>ARR</name>
  25664. <displayName>ARR</displayName>
  25665. <description>auto-reload register</description>
  25666. <addressOffset>0x2C</addressOffset>
  25667. <size>0x20</size>
  25668. <access>read-write</access>
  25669. <resetValue>0x00000000</resetValue>
  25670. <fields>
  25671. <field>
  25672. <name>ARR_H</name>
  25673. <description>High Auto-reload value (TIM2 only)</description>
  25674. <bitOffset>16</bitOffset>
  25675. <bitWidth>16</bitWidth>
  25676. </field>
  25677. <field>
  25678. <name>ARR_L</name>
  25679. <description>Low Auto-reload value</description>
  25680. <bitOffset>0</bitOffset>
  25681. <bitWidth>16</bitWidth>
  25682. </field>
  25683. </fields>
  25684. </register>
  25685. <register>
  25686. <name>CCR1</name>
  25687. <displayName>CCR1</displayName>
  25688. <description>capture/compare register 1</description>
  25689. <addressOffset>0x34</addressOffset>
  25690. <size>0x20</size>
  25691. <access>read-write</access>
  25692. <resetValue>0x00000000</resetValue>
  25693. <fields>
  25694. <field>
  25695. <name>CCR1_H</name>
  25696. <description>High Capture/Compare 1 value (TIM2 only)</description>
  25697. <bitOffset>16</bitOffset>
  25698. <bitWidth>16</bitWidth>
  25699. </field>
  25700. <field>
  25701. <name>CCR1_L</name>
  25702. <description>Low Capture/Compare 1 value</description>
  25703. <bitOffset>0</bitOffset>
  25704. <bitWidth>16</bitWidth>
  25705. </field>
  25706. </fields>
  25707. </register>
  25708. <register>
  25709. <name>CCR2</name>
  25710. <displayName>CCR2</displayName>
  25711. <description>capture/compare register 2</description>
  25712. <addressOffset>0x38</addressOffset>
  25713. <size>0x20</size>
  25714. <access>read-write</access>
  25715. <resetValue>0x00000000</resetValue>
  25716. <fields>
  25717. <field>
  25718. <name>CCR2_H</name>
  25719. <description>High Capture/Compare 2 value (TIM2 only)</description>
  25720. <bitOffset>16</bitOffset>
  25721. <bitWidth>16</bitWidth>
  25722. </field>
  25723. <field>
  25724. <name>CCR2_L</name>
  25725. <description>Low Capture/Compare 2 value</description>
  25726. <bitOffset>0</bitOffset>
  25727. <bitWidth>16</bitWidth>
  25728. </field>
  25729. </fields>
  25730. </register>
  25731. <register>
  25732. <name>CCR3</name>
  25733. <displayName>CCR3</displayName>
  25734. <description>capture/compare register 3</description>
  25735. <addressOffset>0x3C</addressOffset>
  25736. <size>0x20</size>
  25737. <access>read-write</access>
  25738. <resetValue>0x00000000</resetValue>
  25739. <fields>
  25740. <field>
  25741. <name>CCR3_H</name>
  25742. <description>High Capture/Compare value (TIM2 only)</description>
  25743. <bitOffset>16</bitOffset>
  25744. <bitWidth>16</bitWidth>
  25745. </field>
  25746. <field>
  25747. <name>CCR3_L</name>
  25748. <description>Low Capture/Compare value</description>
  25749. <bitOffset>0</bitOffset>
  25750. <bitWidth>16</bitWidth>
  25751. </field>
  25752. </fields>
  25753. </register>
  25754. <register>
  25755. <name>CCR4</name>
  25756. <displayName>CCR4</displayName>
  25757. <description>capture/compare register 4</description>
  25758. <addressOffset>0x40</addressOffset>
  25759. <size>0x20</size>
  25760. <access>read-write</access>
  25761. <resetValue>0x00000000</resetValue>
  25762. <fields>
  25763. <field>
  25764. <name>CCR4_H</name>
  25765. <description>High Capture/Compare value (TIM2 only)</description>
  25766. <bitOffset>16</bitOffset>
  25767. <bitWidth>16</bitWidth>
  25768. </field>
  25769. <field>
  25770. <name>CCR4_L</name>
  25771. <description>Low Capture/Compare value</description>
  25772. <bitOffset>0</bitOffset>
  25773. <bitWidth>16</bitWidth>
  25774. </field>
  25775. </fields>
  25776. </register>
  25777. <register>
  25778. <name>DCR</name>
  25779. <displayName>DCR</displayName>
  25780. <description>DMA control register</description>
  25781. <addressOffset>0x48</addressOffset>
  25782. <size>0x20</size>
  25783. <access>read-write</access>
  25784. <resetValue>0x0000</resetValue>
  25785. <fields>
  25786. <field>
  25787. <name>DBL</name>
  25788. <description>DMA burst length</description>
  25789. <bitOffset>8</bitOffset>
  25790. <bitWidth>5</bitWidth>
  25791. </field>
  25792. <field>
  25793. <name>DBA</name>
  25794. <description>DMA base address</description>
  25795. <bitOffset>0</bitOffset>
  25796. <bitWidth>5</bitWidth>
  25797. </field>
  25798. </fields>
  25799. </register>
  25800. <register>
  25801. <name>DMAR</name>
  25802. <displayName>DMAR</displayName>
  25803. <description>DMA address for full transfer</description>
  25804. <addressOffset>0x4C</addressOffset>
  25805. <size>0x20</size>
  25806. <access>read-write</access>
  25807. <resetValue>0x0000</resetValue>
  25808. <fields>
  25809. <field>
  25810. <name>DMAB</name>
  25811. <description>DMA register for burst accesses</description>
  25812. <bitOffset>0</bitOffset>
  25813. <bitWidth>16</bitWidth>
  25814. </field>
  25815. </fields>
  25816. </register>
  25817. <register>
  25818. <name>OR</name>
  25819. <displayName>OR</displayName>
  25820. <description>TIM2 option register</description>
  25821. <addressOffset>0x50</addressOffset>
  25822. <size>0x20</size>
  25823. <access>read-write</access>
  25824. <resetValue>0x0000</resetValue>
  25825. <fields>
  25826. <field>
  25827. <name>TI4_RMP</name>
  25828. <description>Input capture 4 remap</description>
  25829. <bitOffset>2</bitOffset>
  25830. <bitWidth>2</bitWidth>
  25831. </field>
  25832. <field>
  25833. <name>ETR_RMP</name>
  25834. <description>External trigger remap</description>
  25835. <bitOffset>1</bitOffset>
  25836. <bitWidth>1</bitWidth>
  25837. </field>
  25838. <field>
  25839. <name>ITR_RMP</name>
  25840. <description>Internal trigger remap</description>
  25841. <bitOffset>0</bitOffset>
  25842. <bitWidth>1</bitWidth>
  25843. </field>
  25844. </fields>
  25845. </register>
  25846. <register>
  25847. <name>AF</name>
  25848. <displayName>AF</displayName>
  25849. <description>TIM2 alternate function option register 1</description>
  25850. <addressOffset>0x60</addressOffset>
  25851. <size>0x20</size>
  25852. <access>read-write</access>
  25853. <resetValue>0x0000</resetValue>
  25854. <fields>
  25855. <field>
  25856. <name>ETRSEL</name>
  25857. <description>External trigger source selection</description>
  25858. <bitOffset>14</bitOffset>
  25859. <bitWidth>3</bitWidth>
  25860. </field>
  25861. </fields>
  25862. </register>
  25863. </registers>
  25864. </peripheral>
  25865. <peripheral>
  25866. <name>TIM16</name>
  25867. <description>General purpose timers</description>
  25868. <groupName>TIM</groupName>
  25869. <baseAddress>0x40014400</baseAddress>
  25870. <addressBlock>
  25871. <offset>0x0</offset>
  25872. <size>0x400</size>
  25873. <usage>registers</usage>
  25874. </addressBlock>
  25875. <registers>
  25876. <register>
  25877. <name>CR1</name>
  25878. <displayName>CR1</displayName>
  25879. <description>control register 1</description>
  25880. <addressOffset>0x0</addressOffset>
  25881. <size>0x20</size>
  25882. <access>read-write</access>
  25883. <resetValue>0x0000</resetValue>
  25884. <fields>
  25885. <field>
  25886. <name>CEN</name>
  25887. <description>Counter enable</description>
  25888. <bitOffset>0</bitOffset>
  25889. <bitWidth>1</bitWidth>
  25890. </field>
  25891. <field>
  25892. <name>UDIS</name>
  25893. <description>Update disable</description>
  25894. <bitOffset>1</bitOffset>
  25895. <bitWidth>1</bitWidth>
  25896. </field>
  25897. <field>
  25898. <name>URS</name>
  25899. <description>Update request source</description>
  25900. <bitOffset>2</bitOffset>
  25901. <bitWidth>1</bitWidth>
  25902. </field>
  25903. <field>
  25904. <name>OPM</name>
  25905. <description>One-pulse mode</description>
  25906. <bitOffset>3</bitOffset>
  25907. <bitWidth>1</bitWidth>
  25908. </field>
  25909. <field>
  25910. <name>ARPE</name>
  25911. <description>Auto-reload preload enable</description>
  25912. <bitOffset>7</bitOffset>
  25913. <bitWidth>1</bitWidth>
  25914. </field>
  25915. <field>
  25916. <name>CKD</name>
  25917. <description>Clock division</description>
  25918. <bitOffset>8</bitOffset>
  25919. <bitWidth>2</bitWidth>
  25920. </field>
  25921. <field>
  25922. <name>UIFREMAP</name>
  25923. <description>UIF status bit remapping</description>
  25924. <bitOffset>11</bitOffset>
  25925. <bitWidth>1</bitWidth>
  25926. </field>
  25927. </fields>
  25928. </register>
  25929. <register>
  25930. <name>CR2</name>
  25931. <displayName>CR2</displayName>
  25932. <description>control register 2</description>
  25933. <addressOffset>0x4</addressOffset>
  25934. <size>0x20</size>
  25935. <access>read-write</access>
  25936. <resetValue>0x0000</resetValue>
  25937. <fields>
  25938. <field>
  25939. <name>OIS1N</name>
  25940. <description>Output Idle state 1</description>
  25941. <bitOffset>9</bitOffset>
  25942. <bitWidth>1</bitWidth>
  25943. </field>
  25944. <field>
  25945. <name>OIS1</name>
  25946. <description>Output Idle state 1</description>
  25947. <bitOffset>8</bitOffset>
  25948. <bitWidth>1</bitWidth>
  25949. </field>
  25950. <field>
  25951. <name>CCDS</name>
  25952. <description>Capture/compare DMA selection</description>
  25953. <bitOffset>3</bitOffset>
  25954. <bitWidth>1</bitWidth>
  25955. </field>
  25956. <field>
  25957. <name>CCUS</name>
  25958. <description>Capture/compare control update selection</description>
  25959. <bitOffset>2</bitOffset>
  25960. <bitWidth>1</bitWidth>
  25961. </field>
  25962. <field>
  25963. <name>CCPC</name>
  25964. <description>Capture/compare preloaded control</description>
  25965. <bitOffset>0</bitOffset>
  25966. <bitWidth>1</bitWidth>
  25967. </field>
  25968. </fields>
  25969. </register>
  25970. <register>
  25971. <name>DIER</name>
  25972. <displayName>DIER</displayName>
  25973. <description>DMA/Interrupt enable register</description>
  25974. <addressOffset>0xC</addressOffset>
  25975. <size>0x20</size>
  25976. <access>read-write</access>
  25977. <resetValue>0x0000</resetValue>
  25978. <fields>
  25979. <field>
  25980. <name>UIE</name>
  25981. <description>Update interrupt enable</description>
  25982. <bitOffset>0</bitOffset>
  25983. <bitWidth>1</bitWidth>
  25984. </field>
  25985. <field>
  25986. <name>CC1IE</name>
  25987. <description>Capture/Compare 1 interrupt enable</description>
  25988. <bitOffset>1</bitOffset>
  25989. <bitWidth>1</bitWidth>
  25990. </field>
  25991. <field>
  25992. <name>COMIE</name>
  25993. <description>COM interrupt enable</description>
  25994. <bitOffset>5</bitOffset>
  25995. <bitWidth>1</bitWidth>
  25996. </field>
  25997. <field>
  25998. <name>BIE</name>
  25999. <description>Break interrupt enable</description>
  26000. <bitOffset>7</bitOffset>
  26001. <bitWidth>1</bitWidth>
  26002. </field>
  26003. <field>
  26004. <name>UDE</name>
  26005. <description>Update DMA request enable</description>
  26006. <bitOffset>8</bitOffset>
  26007. <bitWidth>1</bitWidth>
  26008. </field>
  26009. <field>
  26010. <name>CC1DE</name>
  26011. <description>Capture/Compare 1 DMA request enable</description>
  26012. <bitOffset>9</bitOffset>
  26013. <bitWidth>1</bitWidth>
  26014. </field>
  26015. </fields>
  26016. </register>
  26017. <register>
  26018. <name>SR</name>
  26019. <displayName>SR</displayName>
  26020. <description>status register</description>
  26021. <addressOffset>0x10</addressOffset>
  26022. <size>0x20</size>
  26023. <access>read-write</access>
  26024. <resetValue>0x0000</resetValue>
  26025. <fields>
  26026. <field>
  26027. <name>CC1OF</name>
  26028. <description>Capture/Compare 1 overcapture flag</description>
  26029. <bitOffset>9</bitOffset>
  26030. <bitWidth>1</bitWidth>
  26031. </field>
  26032. <field>
  26033. <name>BIF</name>
  26034. <description>Break interrupt flag</description>
  26035. <bitOffset>7</bitOffset>
  26036. <bitWidth>1</bitWidth>
  26037. </field>
  26038. <field>
  26039. <name>COMIF</name>
  26040. <description>COM interrupt flag</description>
  26041. <bitOffset>5</bitOffset>
  26042. <bitWidth>1</bitWidth>
  26043. </field>
  26044. <field>
  26045. <name>CC1IF</name>
  26046. <description>Capture/compare 1 interrupt flag</description>
  26047. <bitOffset>1</bitOffset>
  26048. <bitWidth>1</bitWidth>
  26049. </field>
  26050. <field>
  26051. <name>UIF</name>
  26052. <description>Update interrupt flag</description>
  26053. <bitOffset>0</bitOffset>
  26054. <bitWidth>1</bitWidth>
  26055. </field>
  26056. </fields>
  26057. </register>
  26058. <register>
  26059. <name>EGR</name>
  26060. <displayName>EGR</displayName>
  26061. <description>event generation register</description>
  26062. <addressOffset>0x14</addressOffset>
  26063. <size>0x20</size>
  26064. <access>write-only</access>
  26065. <resetValue>0x0000</resetValue>
  26066. <fields>
  26067. <field>
  26068. <name>BG</name>
  26069. <description>Break generation</description>
  26070. <bitOffset>7</bitOffset>
  26071. <bitWidth>1</bitWidth>
  26072. </field>
  26073. <field>
  26074. <name>COMG</name>
  26075. <description>Capture/Compare control update generation</description>
  26076. <bitOffset>5</bitOffset>
  26077. <bitWidth>1</bitWidth>
  26078. </field>
  26079. <field>
  26080. <name>CC1G</name>
  26081. <description>Capture/compare 1 generation</description>
  26082. <bitOffset>1</bitOffset>
  26083. <bitWidth>1</bitWidth>
  26084. </field>
  26085. <field>
  26086. <name>UG</name>
  26087. <description>Update generation</description>
  26088. <bitOffset>0</bitOffset>
  26089. <bitWidth>1</bitWidth>
  26090. </field>
  26091. </fields>
  26092. </register>
  26093. <register>
  26094. <name>CCMR1_Output</name>
  26095. <displayName>CCMR1_Output</displayName>
  26096. <description>capture/compare mode register (output mode)</description>
  26097. <addressOffset>0x18</addressOffset>
  26098. <size>0x20</size>
  26099. <access>read-write</access>
  26100. <resetValue>0x00000000</resetValue>
  26101. <fields>
  26102. <field>
  26103. <name>OC1M_3</name>
  26104. <description>Output Compare 1 mode</description>
  26105. <bitOffset>16</bitOffset>
  26106. <bitWidth>1</bitWidth>
  26107. </field>
  26108. <field>
  26109. <name>OC1M</name>
  26110. <description>Output Compare 1 mode</description>
  26111. <bitOffset>4</bitOffset>
  26112. <bitWidth>3</bitWidth>
  26113. </field>
  26114. <field>
  26115. <name>OC1PE</name>
  26116. <description>Output Compare 1 preload enable</description>
  26117. <bitOffset>3</bitOffset>
  26118. <bitWidth>1</bitWidth>
  26119. </field>
  26120. <field>
  26121. <name>OC1FE</name>
  26122. <description>Output Compare 1 fast enable</description>
  26123. <bitOffset>2</bitOffset>
  26124. <bitWidth>1</bitWidth>
  26125. </field>
  26126. <field>
  26127. <name>CC1S</name>
  26128. <description>Capture/Compare 1 selection</description>
  26129. <bitOffset>0</bitOffset>
  26130. <bitWidth>2</bitWidth>
  26131. </field>
  26132. </fields>
  26133. </register>
  26134. <register>
  26135. <name>CCMR1_Input</name>
  26136. <displayName>CCMR1_Input</displayName>
  26137. <description>capture/compare mode register 1 (input mode)</description>
  26138. <alternateRegister>CCMR1_Output</alternateRegister>
  26139. <addressOffset>0x18</addressOffset>
  26140. <size>0x20</size>
  26141. <access>read-write</access>
  26142. <resetValue>0x00000000</resetValue>
  26143. <fields>
  26144. <field>
  26145. <name>IC1F</name>
  26146. <description>Input capture 1 filter</description>
  26147. <bitOffset>4</bitOffset>
  26148. <bitWidth>4</bitWidth>
  26149. </field>
  26150. <field>
  26151. <name>IC1PSC</name>
  26152. <description>Input capture 1 prescaler</description>
  26153. <bitOffset>2</bitOffset>
  26154. <bitWidth>2</bitWidth>
  26155. </field>
  26156. <field>
  26157. <name>CC1S</name>
  26158. <description>Capture/Compare 1 selection</description>
  26159. <bitOffset>0</bitOffset>
  26160. <bitWidth>2</bitWidth>
  26161. </field>
  26162. </fields>
  26163. </register>
  26164. <register>
  26165. <name>CCER</name>
  26166. <displayName>CCER</displayName>
  26167. <description>capture/compare enable register</description>
  26168. <addressOffset>0x20</addressOffset>
  26169. <size>0x20</size>
  26170. <access>read-write</access>
  26171. <resetValue>0x0000</resetValue>
  26172. <fields>
  26173. <field>
  26174. <name>CC1NP</name>
  26175. <description>Capture/Compare 1 output Polarity</description>
  26176. <bitOffset>3</bitOffset>
  26177. <bitWidth>1</bitWidth>
  26178. </field>
  26179. <field>
  26180. <name>CC1NE</name>
  26181. <description>Capture/Compare 1 complementary output enable</description>
  26182. <bitOffset>2</bitOffset>
  26183. <bitWidth>1</bitWidth>
  26184. </field>
  26185. <field>
  26186. <name>CC1P</name>
  26187. <description>Capture/Compare 1 output Polarity</description>
  26188. <bitOffset>1</bitOffset>
  26189. <bitWidth>1</bitWidth>
  26190. </field>
  26191. <field>
  26192. <name>CC1E</name>
  26193. <description>Capture/Compare 1 output enable</description>
  26194. <bitOffset>0</bitOffset>
  26195. <bitWidth>1</bitWidth>
  26196. </field>
  26197. </fields>
  26198. </register>
  26199. <register>
  26200. <name>CNT</name>
  26201. <displayName>CNT</displayName>
  26202. <description>counter</description>
  26203. <addressOffset>0x24</addressOffset>
  26204. <size>0x20</size>
  26205. <resetValue>0x00000000</resetValue>
  26206. <fields>
  26207. <field>
  26208. <name>CNT</name>
  26209. <description>counter value</description>
  26210. <bitOffset>0</bitOffset>
  26211. <bitWidth>16</bitWidth>
  26212. <access>read-write</access>
  26213. </field>
  26214. <field>
  26215. <name>UIFCPY</name>
  26216. <description>UIF Copy</description>
  26217. <bitOffset>31</bitOffset>
  26218. <bitWidth>1</bitWidth>
  26219. <access>read-only</access>
  26220. </field>
  26221. </fields>
  26222. </register>
  26223. <register>
  26224. <name>PSC</name>
  26225. <displayName>PSC</displayName>
  26226. <description>prescaler</description>
  26227. <addressOffset>0x28</addressOffset>
  26228. <size>0x20</size>
  26229. <access>read-write</access>
  26230. <resetValue>0x0000</resetValue>
  26231. <fields>
  26232. <field>
  26233. <name>PSC</name>
  26234. <description>Prescaler value</description>
  26235. <bitOffset>0</bitOffset>
  26236. <bitWidth>16</bitWidth>
  26237. </field>
  26238. </fields>
  26239. </register>
  26240. <register>
  26241. <name>ARR</name>
  26242. <displayName>ARR</displayName>
  26243. <description>auto-reload register</description>
  26244. <addressOffset>0x2C</addressOffset>
  26245. <size>0x20</size>
  26246. <access>read-write</access>
  26247. <resetValue>0xFFFF</resetValue>
  26248. <fields>
  26249. <field>
  26250. <name>ARR</name>
  26251. <description>Auto-reload value</description>
  26252. <bitOffset>0</bitOffset>
  26253. <bitWidth>16</bitWidth>
  26254. </field>
  26255. </fields>
  26256. </register>
  26257. <register>
  26258. <name>RCR</name>
  26259. <displayName>RCR</displayName>
  26260. <description>repetition counter register</description>
  26261. <addressOffset>0x30</addressOffset>
  26262. <size>0x20</size>
  26263. <access>read-write</access>
  26264. <resetValue>0x0000</resetValue>
  26265. <fields>
  26266. <field>
  26267. <name>REP</name>
  26268. <description>Repetition counter value</description>
  26269. <bitOffset>0</bitOffset>
  26270. <bitWidth>8</bitWidth>
  26271. </field>
  26272. </fields>
  26273. </register>
  26274. <register>
  26275. <name>CCR1</name>
  26276. <displayName>CCR1</displayName>
  26277. <description>capture/compare register 1</description>
  26278. <addressOffset>0x34</addressOffset>
  26279. <size>0x20</size>
  26280. <access>read-write</access>
  26281. <resetValue>0x00000000</resetValue>
  26282. <fields>
  26283. <field>
  26284. <name>CCR1</name>
  26285. <description>Capture/Compare 1 value</description>
  26286. <bitOffset>0</bitOffset>
  26287. <bitWidth>16</bitWidth>
  26288. </field>
  26289. </fields>
  26290. </register>
  26291. <register>
  26292. <name>BDTR</name>
  26293. <displayName>BDTR</displayName>
  26294. <description>break and dead-time register</description>
  26295. <addressOffset>0x44</addressOffset>
  26296. <size>0x20</size>
  26297. <access>read-write</access>
  26298. <resetValue>0x0000</resetValue>
  26299. <fields>
  26300. <field>
  26301. <name>DTG</name>
  26302. <description>Dead-time generator setup</description>
  26303. <bitOffset>0</bitOffset>
  26304. <bitWidth>8</bitWidth>
  26305. </field>
  26306. <field>
  26307. <name>LOCK</name>
  26308. <description>Lock configuration</description>
  26309. <bitOffset>8</bitOffset>
  26310. <bitWidth>2</bitWidth>
  26311. </field>
  26312. <field>
  26313. <name>OSSI</name>
  26314. <description>Off-state selection for Idle mode</description>
  26315. <bitOffset>10</bitOffset>
  26316. <bitWidth>1</bitWidth>
  26317. </field>
  26318. <field>
  26319. <name>OSSR</name>
  26320. <description>Off-state selection for Run mode</description>
  26321. <bitOffset>11</bitOffset>
  26322. <bitWidth>1</bitWidth>
  26323. </field>
  26324. <field>
  26325. <name>BKE</name>
  26326. <description>Break enable</description>
  26327. <bitOffset>12</bitOffset>
  26328. <bitWidth>1</bitWidth>
  26329. </field>
  26330. <field>
  26331. <name>BKP</name>
  26332. <description>Break polarity</description>
  26333. <bitOffset>13</bitOffset>
  26334. <bitWidth>1</bitWidth>
  26335. </field>
  26336. <field>
  26337. <name>AOE</name>
  26338. <description>Automatic output enable</description>
  26339. <bitOffset>14</bitOffset>
  26340. <bitWidth>1</bitWidth>
  26341. </field>
  26342. <field>
  26343. <name>MOE</name>
  26344. <description>Main output enable</description>
  26345. <bitOffset>15</bitOffset>
  26346. <bitWidth>1</bitWidth>
  26347. </field>
  26348. <field>
  26349. <name>BKDSRM</name>
  26350. <description>Break Disarm</description>
  26351. <bitOffset>26</bitOffset>
  26352. <bitWidth>1</bitWidth>
  26353. </field>
  26354. <field>
  26355. <name>BKBID</name>
  26356. <description>Break Bidirectional</description>
  26357. <bitOffset>28</bitOffset>
  26358. <bitWidth>1</bitWidth>
  26359. </field>
  26360. </fields>
  26361. </register>
  26362. <register>
  26363. <name>DCR</name>
  26364. <displayName>DCR</displayName>
  26365. <description>DMA control register</description>
  26366. <addressOffset>0x48</addressOffset>
  26367. <size>0x20</size>
  26368. <access>read-write</access>
  26369. <resetValue>0x0000</resetValue>
  26370. <fields>
  26371. <field>
  26372. <name>DBL</name>
  26373. <description>DMA burst length</description>
  26374. <bitOffset>8</bitOffset>
  26375. <bitWidth>5</bitWidth>
  26376. </field>
  26377. <field>
  26378. <name>DBA</name>
  26379. <description>DMA base address</description>
  26380. <bitOffset>0</bitOffset>
  26381. <bitWidth>5</bitWidth>
  26382. </field>
  26383. </fields>
  26384. </register>
  26385. <register>
  26386. <name>DMAR</name>
  26387. <displayName>DMAR</displayName>
  26388. <description>DMA address for full transfer</description>
  26389. <addressOffset>0x4C</addressOffset>
  26390. <size>0x20</size>
  26391. <access>read-write</access>
  26392. <resetValue>0x0000</resetValue>
  26393. <fields>
  26394. <field>
  26395. <name>DMAB</name>
  26396. <description>DMA register for burst accesses</description>
  26397. <bitOffset>0</bitOffset>
  26398. <bitWidth>16</bitWidth>
  26399. </field>
  26400. </fields>
  26401. </register>
  26402. <register>
  26403. <name>OR1</name>
  26404. <displayName>OR1</displayName>
  26405. <description>TIM option register 1</description>
  26406. <addressOffset>0x50</addressOffset>
  26407. <size>0x20</size>
  26408. <access>read-write</access>
  26409. <resetValue>0x0000</resetValue>
  26410. <fields>
  26411. <field>
  26412. <name>TI1_RMP</name>
  26413. <description>Input capture 1 remap</description>
  26414. <bitOffset>0</bitOffset>
  26415. <bitWidth>2</bitWidth>
  26416. </field>
  26417. </fields>
  26418. </register>
  26419. <register>
  26420. <name>AF1</name>
  26421. <displayName>AF1</displayName>
  26422. <description>alternate function register 1</description>
  26423. <addressOffset>0x60</addressOffset>
  26424. <size>0x20</size>
  26425. <access>read-write</access>
  26426. <resetValue>0x00000001</resetValue>
  26427. <fields>
  26428. <field>
  26429. <name>BKINE</name>
  26430. <description>BRK BKIN input enable</description>
  26431. <bitOffset>0</bitOffset>
  26432. <bitWidth>1</bitWidth>
  26433. </field>
  26434. <field>
  26435. <name>BKCMP1E</name>
  26436. <description>BRK COMP1 enable</description>
  26437. <bitOffset>1</bitOffset>
  26438. <bitWidth>1</bitWidth>
  26439. </field>
  26440. <field>
  26441. <name>BKCMP2E</name>
  26442. <description>BRK COMP2 enable</description>
  26443. <bitOffset>2</bitOffset>
  26444. <bitWidth>1</bitWidth>
  26445. </field>
  26446. <field>
  26447. <name>BKINP</name>
  26448. <description>BRK BKIN input polarity</description>
  26449. <bitOffset>9</bitOffset>
  26450. <bitWidth>1</bitWidth>
  26451. </field>
  26452. <field>
  26453. <name>BKCMP1P</name>
  26454. <description>BRK COMP1 input polarity</description>
  26455. <bitOffset>10</bitOffset>
  26456. <bitWidth>1</bitWidth>
  26457. </field>
  26458. <field>
  26459. <name>BKCMP2P</name>
  26460. <description>BRK COMP2 input polarit</description>
  26461. <bitOffset>11</bitOffset>
  26462. <bitWidth>1</bitWidth>
  26463. </field>
  26464. </fields>
  26465. </register>
  26466. <register>
  26467. <name>TISEL</name>
  26468. <displayName>TISEL</displayName>
  26469. <description>input selection register</description>
  26470. <addressOffset>0x68</addressOffset>
  26471. <size>0x20</size>
  26472. <access>read-write</access>
  26473. <resetValue>0x00000000</resetValue>
  26474. <fields>
  26475. <field>
  26476. <name>TI1SEL</name>
  26477. <description>selects TI1[0] to TI1[15] input</description>
  26478. <bitOffset>0</bitOffset>
  26479. <bitWidth>4</bitWidth>
  26480. </field>
  26481. </fields>
  26482. </register>
  26483. </registers>
  26484. </peripheral>
  26485. <peripheral>
  26486. <name>TIM17</name>
  26487. <description>General purpose timers</description>
  26488. <groupName>TIM</groupName>
  26489. <baseAddress>0x40014800</baseAddress>
  26490. <addressBlock>
  26491. <offset>0x0</offset>
  26492. <size>0x400</size>
  26493. <usage>registers</usage>
  26494. </addressBlock>
  26495. <registers>
  26496. <register>
  26497. <name>CR1</name>
  26498. <displayName>CR1</displayName>
  26499. <description>control register 1</description>
  26500. <addressOffset>0x0</addressOffset>
  26501. <size>0x20</size>
  26502. <access>read-write</access>
  26503. <resetValue>0x0000</resetValue>
  26504. <fields>
  26505. <field>
  26506. <name>CEN</name>
  26507. <description>Counter enable</description>
  26508. <bitOffset>0</bitOffset>
  26509. <bitWidth>1</bitWidth>
  26510. </field>
  26511. <field>
  26512. <name>UDIS</name>
  26513. <description>Update disable</description>
  26514. <bitOffset>1</bitOffset>
  26515. <bitWidth>1</bitWidth>
  26516. </field>
  26517. <field>
  26518. <name>URS</name>
  26519. <description>Update request source</description>
  26520. <bitOffset>2</bitOffset>
  26521. <bitWidth>1</bitWidth>
  26522. </field>
  26523. <field>
  26524. <name>OPM</name>
  26525. <description>One-pulse mode</description>
  26526. <bitOffset>3</bitOffset>
  26527. <bitWidth>1</bitWidth>
  26528. </field>
  26529. <field>
  26530. <name>ARPE</name>
  26531. <description>Auto-reload preload enable</description>
  26532. <bitOffset>7</bitOffset>
  26533. <bitWidth>1</bitWidth>
  26534. </field>
  26535. <field>
  26536. <name>CKD</name>
  26537. <description>Clock division</description>
  26538. <bitOffset>8</bitOffset>
  26539. <bitWidth>2</bitWidth>
  26540. </field>
  26541. <field>
  26542. <name>UIFREMAP</name>
  26543. <description>UIF status bit remapping</description>
  26544. <bitOffset>11</bitOffset>
  26545. <bitWidth>1</bitWidth>
  26546. </field>
  26547. </fields>
  26548. </register>
  26549. <register>
  26550. <name>CR2</name>
  26551. <displayName>CR2</displayName>
  26552. <description>control register 2</description>
  26553. <addressOffset>0x4</addressOffset>
  26554. <size>0x20</size>
  26555. <access>read-write</access>
  26556. <resetValue>0x0000</resetValue>
  26557. <fields>
  26558. <field>
  26559. <name>OIS1N</name>
  26560. <description>Output Idle state 1</description>
  26561. <bitOffset>9</bitOffset>
  26562. <bitWidth>1</bitWidth>
  26563. </field>
  26564. <field>
  26565. <name>OIS1</name>
  26566. <description>Output Idle state 1</description>
  26567. <bitOffset>8</bitOffset>
  26568. <bitWidth>1</bitWidth>
  26569. </field>
  26570. <field>
  26571. <name>CCDS</name>
  26572. <description>Capture/compare DMA selection</description>
  26573. <bitOffset>3</bitOffset>
  26574. <bitWidth>1</bitWidth>
  26575. </field>
  26576. <field>
  26577. <name>CCUS</name>
  26578. <description>Capture/compare control update selection</description>
  26579. <bitOffset>2</bitOffset>
  26580. <bitWidth>1</bitWidth>
  26581. </field>
  26582. <field>
  26583. <name>CCPC</name>
  26584. <description>Capture/compare preloaded control</description>
  26585. <bitOffset>0</bitOffset>
  26586. <bitWidth>1</bitWidth>
  26587. </field>
  26588. </fields>
  26589. </register>
  26590. <register>
  26591. <name>DIER</name>
  26592. <displayName>DIER</displayName>
  26593. <description>DMA/Interrupt enable register</description>
  26594. <addressOffset>0xC</addressOffset>
  26595. <size>0x20</size>
  26596. <access>read-write</access>
  26597. <resetValue>0x0000</resetValue>
  26598. <fields>
  26599. <field>
  26600. <name>UIE</name>
  26601. <description>Update interrupt enable</description>
  26602. <bitOffset>0</bitOffset>
  26603. <bitWidth>1</bitWidth>
  26604. </field>
  26605. <field>
  26606. <name>CC1IE</name>
  26607. <description>Capture/Compare 1 interrupt enable</description>
  26608. <bitOffset>1</bitOffset>
  26609. <bitWidth>1</bitWidth>
  26610. </field>
  26611. <field>
  26612. <name>COMIE</name>
  26613. <description>COM interrupt enable</description>
  26614. <bitOffset>5</bitOffset>
  26615. <bitWidth>1</bitWidth>
  26616. </field>
  26617. <field>
  26618. <name>BIE</name>
  26619. <description>Break interrupt enable</description>
  26620. <bitOffset>7</bitOffset>
  26621. <bitWidth>1</bitWidth>
  26622. </field>
  26623. <field>
  26624. <name>UDE</name>
  26625. <description>Update DMA request enable</description>
  26626. <bitOffset>8</bitOffset>
  26627. <bitWidth>1</bitWidth>
  26628. </field>
  26629. <field>
  26630. <name>CC1DE</name>
  26631. <description>Capture/Compare 1 DMA request enable</description>
  26632. <bitOffset>9</bitOffset>
  26633. <bitWidth>1</bitWidth>
  26634. </field>
  26635. </fields>
  26636. </register>
  26637. <register>
  26638. <name>SR</name>
  26639. <displayName>SR</displayName>
  26640. <description>status register</description>
  26641. <addressOffset>0x10</addressOffset>
  26642. <size>0x20</size>
  26643. <access>read-write</access>
  26644. <resetValue>0x0000</resetValue>
  26645. <fields>
  26646. <field>
  26647. <name>CC1OF</name>
  26648. <description>Capture/Compare 1 overcapture flag</description>
  26649. <bitOffset>9</bitOffset>
  26650. <bitWidth>1</bitWidth>
  26651. </field>
  26652. <field>
  26653. <name>BIF</name>
  26654. <description>Break interrupt flag</description>
  26655. <bitOffset>7</bitOffset>
  26656. <bitWidth>1</bitWidth>
  26657. </field>
  26658. <field>
  26659. <name>COMIF</name>
  26660. <description>COM interrupt flag</description>
  26661. <bitOffset>5</bitOffset>
  26662. <bitWidth>1</bitWidth>
  26663. </field>
  26664. <field>
  26665. <name>CC1IF</name>
  26666. <description>Capture/compare 1 interrupt flag</description>
  26667. <bitOffset>1</bitOffset>
  26668. <bitWidth>1</bitWidth>
  26669. </field>
  26670. <field>
  26671. <name>UIF</name>
  26672. <description>Update interrupt flag</description>
  26673. <bitOffset>0</bitOffset>
  26674. <bitWidth>1</bitWidth>
  26675. </field>
  26676. </fields>
  26677. </register>
  26678. <register>
  26679. <name>EGR</name>
  26680. <displayName>EGR</displayName>
  26681. <description>event generation register</description>
  26682. <addressOffset>0x14</addressOffset>
  26683. <size>0x20</size>
  26684. <access>write-only</access>
  26685. <resetValue>0x0000</resetValue>
  26686. <fields>
  26687. <field>
  26688. <name>BG</name>
  26689. <description>Break generation</description>
  26690. <bitOffset>7</bitOffset>
  26691. <bitWidth>1</bitWidth>
  26692. </field>
  26693. <field>
  26694. <name>COMG</name>
  26695. <description>Capture/Compare control update generation</description>
  26696. <bitOffset>5</bitOffset>
  26697. <bitWidth>1</bitWidth>
  26698. </field>
  26699. <field>
  26700. <name>CC1G</name>
  26701. <description>Capture/compare 1 generation</description>
  26702. <bitOffset>1</bitOffset>
  26703. <bitWidth>1</bitWidth>
  26704. </field>
  26705. <field>
  26706. <name>UG</name>
  26707. <description>Update generation</description>
  26708. <bitOffset>0</bitOffset>
  26709. <bitWidth>1</bitWidth>
  26710. </field>
  26711. </fields>
  26712. </register>
  26713. <register>
  26714. <name>CCMR1_Output</name>
  26715. <displayName>CCMR1_Output</displayName>
  26716. <description>capture/compare mode register (output mode)</description>
  26717. <addressOffset>0x18</addressOffset>
  26718. <size>0x20</size>
  26719. <access>read-write</access>
  26720. <resetValue>0x00000000</resetValue>
  26721. <fields>
  26722. <field>
  26723. <name>OC1M_3</name>
  26724. <description>Output Compare 1 mode</description>
  26725. <bitOffset>16</bitOffset>
  26726. <bitWidth>1</bitWidth>
  26727. </field>
  26728. <field>
  26729. <name>OC1M</name>
  26730. <description>Output Compare 1 mode</description>
  26731. <bitOffset>4</bitOffset>
  26732. <bitWidth>3</bitWidth>
  26733. </field>
  26734. <field>
  26735. <name>OC1PE</name>
  26736. <description>Output Compare 1 preload enable</description>
  26737. <bitOffset>3</bitOffset>
  26738. <bitWidth>1</bitWidth>
  26739. </field>
  26740. <field>
  26741. <name>OC1FE</name>
  26742. <description>Output Compare 1 fast enable</description>
  26743. <bitOffset>2</bitOffset>
  26744. <bitWidth>1</bitWidth>
  26745. </field>
  26746. <field>
  26747. <name>CC1S</name>
  26748. <description>Capture/Compare 1 selection</description>
  26749. <bitOffset>0</bitOffset>
  26750. <bitWidth>2</bitWidth>
  26751. </field>
  26752. </fields>
  26753. </register>
  26754. <register>
  26755. <name>CCMR1_Input</name>
  26756. <displayName>CCMR1_Input</displayName>
  26757. <description>capture/compare mode register 1 (input mode)</description>
  26758. <alternateRegister>CCMR1_Output</alternateRegister>
  26759. <addressOffset>0x18</addressOffset>
  26760. <size>0x20</size>
  26761. <access>read-write</access>
  26762. <resetValue>0x00000000</resetValue>
  26763. <fields>
  26764. <field>
  26765. <name>IC1F</name>
  26766. <description>Input capture 1 filter</description>
  26767. <bitOffset>4</bitOffset>
  26768. <bitWidth>4</bitWidth>
  26769. </field>
  26770. <field>
  26771. <name>IC1PSC</name>
  26772. <description>Input capture 1 prescaler</description>
  26773. <bitOffset>2</bitOffset>
  26774. <bitWidth>2</bitWidth>
  26775. </field>
  26776. <field>
  26777. <name>CC1S</name>
  26778. <description>Capture/Compare 1 selection</description>
  26779. <bitOffset>0</bitOffset>
  26780. <bitWidth>2</bitWidth>
  26781. </field>
  26782. </fields>
  26783. </register>
  26784. <register>
  26785. <name>CCER</name>
  26786. <displayName>CCER</displayName>
  26787. <description>capture/compare enable register</description>
  26788. <addressOffset>0x20</addressOffset>
  26789. <size>0x20</size>
  26790. <access>read-write</access>
  26791. <resetValue>0x0000</resetValue>
  26792. <fields>
  26793. <field>
  26794. <name>CC1NP</name>
  26795. <description>Capture/Compare 1 output Polarity</description>
  26796. <bitOffset>3</bitOffset>
  26797. <bitWidth>1</bitWidth>
  26798. </field>
  26799. <field>
  26800. <name>CC1NE</name>
  26801. <description>Capture/Compare 1 complementary output enable</description>
  26802. <bitOffset>2</bitOffset>
  26803. <bitWidth>1</bitWidth>
  26804. </field>
  26805. <field>
  26806. <name>CC1P</name>
  26807. <description>Capture/Compare 1 output Polarity</description>
  26808. <bitOffset>1</bitOffset>
  26809. <bitWidth>1</bitWidth>
  26810. </field>
  26811. <field>
  26812. <name>CC1E</name>
  26813. <description>Capture/Compare 1 output enable</description>
  26814. <bitOffset>0</bitOffset>
  26815. <bitWidth>1</bitWidth>
  26816. </field>
  26817. </fields>
  26818. </register>
  26819. <register>
  26820. <name>CNT</name>
  26821. <displayName>CNT</displayName>
  26822. <description>counter</description>
  26823. <addressOffset>0x24</addressOffset>
  26824. <size>0x20</size>
  26825. <resetValue>0x00000000</resetValue>
  26826. <fields>
  26827. <field>
  26828. <name>CNT</name>
  26829. <description>counter value</description>
  26830. <bitOffset>0</bitOffset>
  26831. <bitWidth>16</bitWidth>
  26832. <access>read-write</access>
  26833. </field>
  26834. <field>
  26835. <name>UIFCPY</name>
  26836. <description>UIF Copy</description>
  26837. <bitOffset>31</bitOffset>
  26838. <bitWidth>1</bitWidth>
  26839. <access>read-only</access>
  26840. </field>
  26841. </fields>
  26842. </register>
  26843. <register>
  26844. <name>PSC</name>
  26845. <displayName>PSC</displayName>
  26846. <description>prescaler</description>
  26847. <addressOffset>0x28</addressOffset>
  26848. <size>0x20</size>
  26849. <access>read-write</access>
  26850. <resetValue>0x0000</resetValue>
  26851. <fields>
  26852. <field>
  26853. <name>PSC</name>
  26854. <description>Prescaler value</description>
  26855. <bitOffset>0</bitOffset>
  26856. <bitWidth>16</bitWidth>
  26857. </field>
  26858. </fields>
  26859. </register>
  26860. <register>
  26861. <name>ARR</name>
  26862. <displayName>ARR</displayName>
  26863. <description>auto-reload register</description>
  26864. <addressOffset>0x2C</addressOffset>
  26865. <size>0x20</size>
  26866. <access>read-write</access>
  26867. <resetValue>0xFFFF</resetValue>
  26868. <fields>
  26869. <field>
  26870. <name>ARR</name>
  26871. <description>Auto-reload value</description>
  26872. <bitOffset>0</bitOffset>
  26873. <bitWidth>16</bitWidth>
  26874. </field>
  26875. </fields>
  26876. </register>
  26877. <register>
  26878. <name>RCR</name>
  26879. <displayName>RCR</displayName>
  26880. <description>repetition counter register</description>
  26881. <addressOffset>0x30</addressOffset>
  26882. <size>0x20</size>
  26883. <access>read-write</access>
  26884. <resetValue>0x0000</resetValue>
  26885. <fields>
  26886. <field>
  26887. <name>REP</name>
  26888. <description>Repetition counter value</description>
  26889. <bitOffset>0</bitOffset>
  26890. <bitWidth>8</bitWidth>
  26891. </field>
  26892. </fields>
  26893. </register>
  26894. <register>
  26895. <name>CCR1</name>
  26896. <displayName>CCR1</displayName>
  26897. <description>capture/compare register 1</description>
  26898. <addressOffset>0x34</addressOffset>
  26899. <size>0x20</size>
  26900. <access>read-write</access>
  26901. <resetValue>0x00000000</resetValue>
  26902. <fields>
  26903. <field>
  26904. <name>CCR1</name>
  26905. <description>Capture/Compare 1 value</description>
  26906. <bitOffset>0</bitOffset>
  26907. <bitWidth>16</bitWidth>
  26908. </field>
  26909. </fields>
  26910. </register>
  26911. <register>
  26912. <name>BDTR</name>
  26913. <displayName>BDTR</displayName>
  26914. <description>break and dead-time register</description>
  26915. <addressOffset>0x44</addressOffset>
  26916. <size>0x20</size>
  26917. <access>read-write</access>
  26918. <resetValue>0x0000</resetValue>
  26919. <fields>
  26920. <field>
  26921. <name>DTG</name>
  26922. <description>Dead-time generator setup</description>
  26923. <bitOffset>0</bitOffset>
  26924. <bitWidth>8</bitWidth>
  26925. </field>
  26926. <field>
  26927. <name>LOCK</name>
  26928. <description>Lock configuration</description>
  26929. <bitOffset>8</bitOffset>
  26930. <bitWidth>2</bitWidth>
  26931. </field>
  26932. <field>
  26933. <name>OSSI</name>
  26934. <description>Off-state selection for Idle mode</description>
  26935. <bitOffset>10</bitOffset>
  26936. <bitWidth>1</bitWidth>
  26937. </field>
  26938. <field>
  26939. <name>OSSR</name>
  26940. <description>Off-state selection for Run mode</description>
  26941. <bitOffset>11</bitOffset>
  26942. <bitWidth>1</bitWidth>
  26943. </field>
  26944. <field>
  26945. <name>BKE</name>
  26946. <description>Break enable</description>
  26947. <bitOffset>12</bitOffset>
  26948. <bitWidth>1</bitWidth>
  26949. </field>
  26950. <field>
  26951. <name>BKP</name>
  26952. <description>Break polarity</description>
  26953. <bitOffset>13</bitOffset>
  26954. <bitWidth>1</bitWidth>
  26955. </field>
  26956. <field>
  26957. <name>AOE</name>
  26958. <description>Automatic output enable</description>
  26959. <bitOffset>14</bitOffset>
  26960. <bitWidth>1</bitWidth>
  26961. </field>
  26962. <field>
  26963. <name>MOE</name>
  26964. <description>Main output enable</description>
  26965. <bitOffset>15</bitOffset>
  26966. <bitWidth>1</bitWidth>
  26967. </field>
  26968. <field>
  26969. <name>BKDSRM</name>
  26970. <description>Break Disarm</description>
  26971. <bitOffset>26</bitOffset>
  26972. <bitWidth>1</bitWidth>
  26973. </field>
  26974. <field>
  26975. <name>BKBID</name>
  26976. <description>Break Bidirectional</description>
  26977. <bitOffset>28</bitOffset>
  26978. <bitWidth>1</bitWidth>
  26979. </field>
  26980. </fields>
  26981. </register>
  26982. <register>
  26983. <name>DCR</name>
  26984. <displayName>DCR</displayName>
  26985. <description>DMA control register</description>
  26986. <addressOffset>0x48</addressOffset>
  26987. <size>0x20</size>
  26988. <access>read-write</access>
  26989. <resetValue>0x0000</resetValue>
  26990. <fields>
  26991. <field>
  26992. <name>DBL</name>
  26993. <description>DMA burst length</description>
  26994. <bitOffset>8</bitOffset>
  26995. <bitWidth>5</bitWidth>
  26996. </field>
  26997. <field>
  26998. <name>DBA</name>
  26999. <description>DMA base address</description>
  27000. <bitOffset>0</bitOffset>
  27001. <bitWidth>5</bitWidth>
  27002. </field>
  27003. </fields>
  27004. </register>
  27005. <register>
  27006. <name>DMAR</name>
  27007. <displayName>DMAR</displayName>
  27008. <description>DMA address for full transfer</description>
  27009. <addressOffset>0x4C</addressOffset>
  27010. <size>0x20</size>
  27011. <access>read-write</access>
  27012. <resetValue>0x0000</resetValue>
  27013. <fields>
  27014. <field>
  27015. <name>DMAB</name>
  27016. <description>DMA register for burst accesses</description>
  27017. <bitOffset>0</bitOffset>
  27018. <bitWidth>16</bitWidth>
  27019. </field>
  27020. </fields>
  27021. </register>
  27022. <register>
  27023. <name>OR1</name>
  27024. <displayName>OR1</displayName>
  27025. <description>TIM option register 1</description>
  27026. <addressOffset>0x50</addressOffset>
  27027. <size>0x20</size>
  27028. <access>read-write</access>
  27029. <resetValue>0x0000</resetValue>
  27030. <fields>
  27031. <field>
  27032. <name>TI1_RMP</name>
  27033. <description>Input capture 1 remap</description>
  27034. <bitOffset>0</bitOffset>
  27035. <bitWidth>2</bitWidth>
  27036. </field>
  27037. </fields>
  27038. </register>
  27039. <register>
  27040. <name>AF1</name>
  27041. <displayName>AF1</displayName>
  27042. <description>alternate function register 1</description>
  27043. <addressOffset>0x60</addressOffset>
  27044. <size>0x20</size>
  27045. <access>read-write</access>
  27046. <resetValue>0x00000001</resetValue>
  27047. <fields>
  27048. <field>
  27049. <name>BKINE</name>
  27050. <description>BRK BKIN input enable</description>
  27051. <bitOffset>0</bitOffset>
  27052. <bitWidth>1</bitWidth>
  27053. </field>
  27054. <field>
  27055. <name>BKCMP1E</name>
  27056. <description>BRK COMP1 enable</description>
  27057. <bitOffset>1</bitOffset>
  27058. <bitWidth>1</bitWidth>
  27059. </field>
  27060. <field>
  27061. <name>BKCMP2E</name>
  27062. <description>BRK COMP2 enable</description>
  27063. <bitOffset>2</bitOffset>
  27064. <bitWidth>1</bitWidth>
  27065. </field>
  27066. <field>
  27067. <name>BKINP</name>
  27068. <description>BRK BKIN input polarity</description>
  27069. <bitOffset>9</bitOffset>
  27070. <bitWidth>1</bitWidth>
  27071. </field>
  27072. <field>
  27073. <name>BKCMP1P</name>
  27074. <description>BRK COMP1 input polarity</description>
  27075. <bitOffset>10</bitOffset>
  27076. <bitWidth>1</bitWidth>
  27077. </field>
  27078. <field>
  27079. <name>BKCMP2P</name>
  27080. <description>BRK COMP2 input polarit</description>
  27081. <bitOffset>11</bitOffset>
  27082. <bitWidth>1</bitWidth>
  27083. </field>
  27084. </fields>
  27085. </register>
  27086. <register>
  27087. <name>TISEL</name>
  27088. <displayName>TISEL</displayName>
  27089. <description>input selection register</description>
  27090. <addressOffset>0x68</addressOffset>
  27091. <size>0x20</size>
  27092. <access>read-write</access>
  27093. <resetValue>0x00000000</resetValue>
  27094. <fields>
  27095. <field>
  27096. <name>TI1SEL</name>
  27097. <description>selects TI1[0] to TI1[15] input</description>
  27098. <bitOffset>0</bitOffset>
  27099. <bitWidth>4</bitWidth>
  27100. </field>
  27101. </fields>
  27102. </register>
  27103. </registers>
  27104. </peripheral>
  27105. <peripheral>
  27106. <name>TIM1</name>
  27107. <description>Advanced-timers</description>
  27108. <groupName>TIM</groupName>
  27109. <baseAddress>0x40012C00</baseAddress>
  27110. <addressBlock>
  27111. <offset>0x0</offset>
  27112. <size>0x400</size>
  27113. <usage>registers</usage>
  27114. </addressBlock>
  27115. <interrupt>
  27116. <name>TIM1_BRK</name>
  27117. <description>Timer 1 break interrupt</description>
  27118. <value>24</value>
  27119. </interrupt>
  27120. <interrupt>
  27121. <name>TIM1_UP</name>
  27122. <description>Timer 1 Update</description>
  27123. <value>25</value>
  27124. </interrupt>
  27125. <interrupt>
  27126. <name>TIM1_TRG_COM_TIM17</name>
  27127. <description>TIM1 Trigger and Commutation interrupts and
  27128. TIM17 global interrupt</description>
  27129. <value>26</value>
  27130. </interrupt>
  27131. <interrupt>
  27132. <name>TIM1_CC</name>
  27133. <description>TIM1 Capture Compare interrupt</description>
  27134. <value>27</value>
  27135. </interrupt>
  27136. <registers>
  27137. <register>
  27138. <name>CR1</name>
  27139. <displayName>CR1</displayName>
  27140. <description>control register 1</description>
  27141. <addressOffset>0x0</addressOffset>
  27142. <size>0x20</size>
  27143. <access>read-write</access>
  27144. <resetValue>0x0000</resetValue>
  27145. <fields>
  27146. <field>
  27147. <name>CEN</name>
  27148. <description>Counter enable</description>
  27149. <bitOffset>0</bitOffset>
  27150. <bitWidth>1</bitWidth>
  27151. </field>
  27152. <field>
  27153. <name>OPM</name>
  27154. <description>One-pulse mode</description>
  27155. <bitOffset>3</bitOffset>
  27156. <bitWidth>1</bitWidth>
  27157. </field>
  27158. <field>
  27159. <name>UDIS</name>
  27160. <description>Update disable</description>
  27161. <bitOffset>1</bitOffset>
  27162. <bitWidth>1</bitWidth>
  27163. </field>
  27164. <field>
  27165. <name>URS</name>
  27166. <description>Update request source</description>
  27167. <bitOffset>2</bitOffset>
  27168. <bitWidth>1</bitWidth>
  27169. </field>
  27170. <field>
  27171. <name>DIR</name>
  27172. <description>Direction</description>
  27173. <bitOffset>4</bitOffset>
  27174. <bitWidth>1</bitWidth>
  27175. </field>
  27176. <field>
  27177. <name>CMS</name>
  27178. <description>Center-aligned mode selection</description>
  27179. <bitOffset>5</bitOffset>
  27180. <bitWidth>2</bitWidth>
  27181. </field>
  27182. <field>
  27183. <name>ARPE</name>
  27184. <description>Auto-reload preload enable</description>
  27185. <bitOffset>7</bitOffset>
  27186. <bitWidth>1</bitWidth>
  27187. </field>
  27188. <field>
  27189. <name>CKD</name>
  27190. <description>Clock division</description>
  27191. <bitOffset>8</bitOffset>
  27192. <bitWidth>2</bitWidth>
  27193. </field>
  27194. <field>
  27195. <name>UIFREMAP</name>
  27196. <description>UIF status bit remapping</description>
  27197. <bitOffset>11</bitOffset>
  27198. <bitWidth>1</bitWidth>
  27199. </field>
  27200. </fields>
  27201. </register>
  27202. <register>
  27203. <name>CR2</name>
  27204. <displayName>CR2</displayName>
  27205. <description>control register 2</description>
  27206. <addressOffset>0x4</addressOffset>
  27207. <size>0x20</size>
  27208. <access>read-write</access>
  27209. <resetValue>0x0000</resetValue>
  27210. <fields>
  27211. <field>
  27212. <name>MMS2</name>
  27213. <description>Master mode selection 2</description>
  27214. <bitOffset>20</bitOffset>
  27215. <bitWidth>4</bitWidth>
  27216. </field>
  27217. <field>
  27218. <name>OIS6</name>
  27219. <description>Output Idle state 6 (OC6 output)</description>
  27220. <bitOffset>18</bitOffset>
  27221. <bitWidth>1</bitWidth>
  27222. </field>
  27223. <field>
  27224. <name>OIS5</name>
  27225. <description>Output Idle state 5 (OC5 output)</description>
  27226. <bitOffset>16</bitOffset>
  27227. <bitWidth>1</bitWidth>
  27228. </field>
  27229. <field>
  27230. <name>OIS4</name>
  27231. <description>Output Idle state 4</description>
  27232. <bitOffset>14</bitOffset>
  27233. <bitWidth>1</bitWidth>
  27234. </field>
  27235. <field>
  27236. <name>OIS3N</name>
  27237. <description>Output Idle state 3</description>
  27238. <bitOffset>13</bitOffset>
  27239. <bitWidth>1</bitWidth>
  27240. </field>
  27241. <field>
  27242. <name>OIS3</name>
  27243. <description>Output Idle state 3</description>
  27244. <bitOffset>12</bitOffset>
  27245. <bitWidth>1</bitWidth>
  27246. </field>
  27247. <field>
  27248. <name>OIS2N</name>
  27249. <description>Output Idle state 2</description>
  27250. <bitOffset>11</bitOffset>
  27251. <bitWidth>1</bitWidth>
  27252. </field>
  27253. <field>
  27254. <name>OIS2</name>
  27255. <description>Output Idle state 2</description>
  27256. <bitOffset>10</bitOffset>
  27257. <bitWidth>1</bitWidth>
  27258. </field>
  27259. <field>
  27260. <name>OIS1N</name>
  27261. <description>Output Idle state 1</description>
  27262. <bitOffset>9</bitOffset>
  27263. <bitWidth>1</bitWidth>
  27264. </field>
  27265. <field>
  27266. <name>OIS1</name>
  27267. <description>Output Idle state 1</description>
  27268. <bitOffset>8</bitOffset>
  27269. <bitWidth>1</bitWidth>
  27270. </field>
  27271. <field>
  27272. <name>TI1S</name>
  27273. <description>TI1 selection</description>
  27274. <bitOffset>7</bitOffset>
  27275. <bitWidth>1</bitWidth>
  27276. </field>
  27277. <field>
  27278. <name>MMS</name>
  27279. <description>Master mode selection</description>
  27280. <bitOffset>4</bitOffset>
  27281. <bitWidth>3</bitWidth>
  27282. </field>
  27283. <field>
  27284. <name>CCDS</name>
  27285. <description>Capture/compare DMA selection</description>
  27286. <bitOffset>3</bitOffset>
  27287. <bitWidth>1</bitWidth>
  27288. </field>
  27289. <field>
  27290. <name>CCUS</name>
  27291. <description>Capture/compare control update selection</description>
  27292. <bitOffset>2</bitOffset>
  27293. <bitWidth>1</bitWidth>
  27294. </field>
  27295. <field>
  27296. <name>CCPC</name>
  27297. <description>Capture/compare preloaded control</description>
  27298. <bitOffset>0</bitOffset>
  27299. <bitWidth>1</bitWidth>
  27300. </field>
  27301. </fields>
  27302. </register>
  27303. <register>
  27304. <name>SMCR</name>
  27305. <displayName>SMCR</displayName>
  27306. <description>slave mode control register</description>
  27307. <addressOffset>0x8</addressOffset>
  27308. <size>0x20</size>
  27309. <access>read-write</access>
  27310. <resetValue>0x0000</resetValue>
  27311. <fields>
  27312. <field>
  27313. <name>SMS</name>
  27314. <description>Slave mode selection</description>
  27315. <bitOffset>0</bitOffset>
  27316. <bitWidth>3</bitWidth>
  27317. </field>
  27318. <field>
  27319. <name>OCCS</name>
  27320. <description>OCREF clear selection</description>
  27321. <bitOffset>3</bitOffset>
  27322. <bitWidth>1</bitWidth>
  27323. </field>
  27324. <field>
  27325. <name>TS</name>
  27326. <description>Trigger selection</description>
  27327. <bitOffset>4</bitOffset>
  27328. <bitWidth>3</bitWidth>
  27329. </field>
  27330. <field>
  27331. <name>MSM</name>
  27332. <description>Master/Slave mode</description>
  27333. <bitOffset>7</bitOffset>
  27334. <bitWidth>1</bitWidth>
  27335. </field>
  27336. <field>
  27337. <name>ETF</name>
  27338. <description>External trigger filter</description>
  27339. <bitOffset>8</bitOffset>
  27340. <bitWidth>4</bitWidth>
  27341. </field>
  27342. <field>
  27343. <name>ETPS</name>
  27344. <description>External trigger prescaler</description>
  27345. <bitOffset>12</bitOffset>
  27346. <bitWidth>2</bitWidth>
  27347. </field>
  27348. <field>
  27349. <name>ECE</name>
  27350. <description>External clock enable</description>
  27351. <bitOffset>14</bitOffset>
  27352. <bitWidth>1</bitWidth>
  27353. </field>
  27354. <field>
  27355. <name>ETP</name>
  27356. <description>External trigger polarity</description>
  27357. <bitOffset>15</bitOffset>
  27358. <bitWidth>1</bitWidth>
  27359. </field>
  27360. <field>
  27361. <name>SMS_3</name>
  27362. <description>Slave mode selection - bit 3</description>
  27363. <bitOffset>16</bitOffset>
  27364. <bitWidth>1</bitWidth>
  27365. </field>
  27366. </fields>
  27367. </register>
  27368. <register>
  27369. <name>DIER</name>
  27370. <displayName>DIER</displayName>
  27371. <description>DMA/Interrupt enable register</description>
  27372. <addressOffset>0xC</addressOffset>
  27373. <size>0x20</size>
  27374. <access>read-write</access>
  27375. <resetValue>0x0000</resetValue>
  27376. <fields>
  27377. <field>
  27378. <name>UIE</name>
  27379. <description>Update interrupt enable</description>
  27380. <bitOffset>0</bitOffset>
  27381. <bitWidth>1</bitWidth>
  27382. </field>
  27383. <field>
  27384. <name>CC1IE</name>
  27385. <description>Capture/Compare 1 interrupt enable</description>
  27386. <bitOffset>1</bitOffset>
  27387. <bitWidth>1</bitWidth>
  27388. </field>
  27389. <field>
  27390. <name>CC2IE</name>
  27391. <description>Capture/Compare 2 interrupt enable</description>
  27392. <bitOffset>2</bitOffset>
  27393. <bitWidth>1</bitWidth>
  27394. </field>
  27395. <field>
  27396. <name>CC3IE</name>
  27397. <description>Capture/Compare 3 interrupt enable</description>
  27398. <bitOffset>3</bitOffset>
  27399. <bitWidth>1</bitWidth>
  27400. </field>
  27401. <field>
  27402. <name>CC4IE</name>
  27403. <description>Capture/Compare 4 interrupt enable</description>
  27404. <bitOffset>4</bitOffset>
  27405. <bitWidth>1</bitWidth>
  27406. </field>
  27407. <field>
  27408. <name>COMIE</name>
  27409. <description>COM interrupt enable</description>
  27410. <bitOffset>5</bitOffset>
  27411. <bitWidth>1</bitWidth>
  27412. </field>
  27413. <field>
  27414. <name>TIE</name>
  27415. <description>Trigger interrupt enable</description>
  27416. <bitOffset>6</bitOffset>
  27417. <bitWidth>1</bitWidth>
  27418. </field>
  27419. <field>
  27420. <name>BIE</name>
  27421. <description>Break interrupt enable</description>
  27422. <bitOffset>7</bitOffset>
  27423. <bitWidth>1</bitWidth>
  27424. </field>
  27425. <field>
  27426. <name>UDE</name>
  27427. <description>Update DMA request enable</description>
  27428. <bitOffset>8</bitOffset>
  27429. <bitWidth>1</bitWidth>
  27430. </field>
  27431. <field>
  27432. <name>CC1DE</name>
  27433. <description>Capture/Compare 1 DMA request enable</description>
  27434. <bitOffset>9</bitOffset>
  27435. <bitWidth>1</bitWidth>
  27436. </field>
  27437. <field>
  27438. <name>CC2DE</name>
  27439. <description>Capture/Compare 2 DMA request enable</description>
  27440. <bitOffset>10</bitOffset>
  27441. <bitWidth>1</bitWidth>
  27442. </field>
  27443. <field>
  27444. <name>CC3DE</name>
  27445. <description>Capture/Compare 3 DMA request enable</description>
  27446. <bitOffset>11</bitOffset>
  27447. <bitWidth>1</bitWidth>
  27448. </field>
  27449. <field>
  27450. <name>CC4DE</name>
  27451. <description>Capture/Compare 4 DMA request enable</description>
  27452. <bitOffset>12</bitOffset>
  27453. <bitWidth>1</bitWidth>
  27454. </field>
  27455. <field>
  27456. <name>COMDE</name>
  27457. <description>COM DMA request enable</description>
  27458. <bitOffset>13</bitOffset>
  27459. <bitWidth>1</bitWidth>
  27460. </field>
  27461. <field>
  27462. <name>TDE</name>
  27463. <description>Trigger DMA request enable</description>
  27464. <bitOffset>14</bitOffset>
  27465. <bitWidth>1</bitWidth>
  27466. </field>
  27467. </fields>
  27468. </register>
  27469. <register>
  27470. <name>SR</name>
  27471. <displayName>SR</displayName>
  27472. <description>status register</description>
  27473. <addressOffset>0x10</addressOffset>
  27474. <size>0x20</size>
  27475. <access>read-write</access>
  27476. <resetValue>0x0000</resetValue>
  27477. <fields>
  27478. <field>
  27479. <name>UIF</name>
  27480. <description>Update interrupt flag</description>
  27481. <bitOffset>0</bitOffset>
  27482. <bitWidth>1</bitWidth>
  27483. </field>
  27484. <field>
  27485. <name>CC1IF</name>
  27486. <description>Capture/compare 1 interrupt flag</description>
  27487. <bitOffset>1</bitOffset>
  27488. <bitWidth>1</bitWidth>
  27489. </field>
  27490. <field>
  27491. <name>CC2IF</name>
  27492. <description>Capture/Compare 2 interrupt flag</description>
  27493. <bitOffset>2</bitOffset>
  27494. <bitWidth>1</bitWidth>
  27495. </field>
  27496. <field>
  27497. <name>CC3IF</name>
  27498. <description>Capture/Compare 3 interrupt flag</description>
  27499. <bitOffset>3</bitOffset>
  27500. <bitWidth>1</bitWidth>
  27501. </field>
  27502. <field>
  27503. <name>CC4IF</name>
  27504. <description>Capture/Compare 4 interrupt flag</description>
  27505. <bitOffset>4</bitOffset>
  27506. <bitWidth>1</bitWidth>
  27507. </field>
  27508. <field>
  27509. <name>COMIF</name>
  27510. <description>COM interrupt flag</description>
  27511. <bitOffset>5</bitOffset>
  27512. <bitWidth>1</bitWidth>
  27513. </field>
  27514. <field>
  27515. <name>TIF</name>
  27516. <description>Trigger interrupt flag</description>
  27517. <bitOffset>6</bitOffset>
  27518. <bitWidth>1</bitWidth>
  27519. </field>
  27520. <field>
  27521. <name>BIF</name>
  27522. <description>Break interrupt flag</description>
  27523. <bitOffset>7</bitOffset>
  27524. <bitWidth>1</bitWidth>
  27525. </field>
  27526. <field>
  27527. <name>B2IF</name>
  27528. <description>Break 2 interrupt flag</description>
  27529. <bitOffset>8</bitOffset>
  27530. <bitWidth>1</bitWidth>
  27531. </field>
  27532. <field>
  27533. <name>CC1OF</name>
  27534. <description>Capture/Compare 1 overcapture flag</description>
  27535. <bitOffset>9</bitOffset>
  27536. <bitWidth>1</bitWidth>
  27537. </field>
  27538. <field>
  27539. <name>CC2OF</name>
  27540. <description>Capture/compare 2 overcapture flag</description>
  27541. <bitOffset>10</bitOffset>
  27542. <bitWidth>1</bitWidth>
  27543. </field>
  27544. <field>
  27545. <name>CC3OF</name>
  27546. <description>Capture/Compare 3 overcapture flag</description>
  27547. <bitOffset>11</bitOffset>
  27548. <bitWidth>1</bitWidth>
  27549. </field>
  27550. <field>
  27551. <name>CC4OF</name>
  27552. <description>Capture/Compare 4 overcapture flag</description>
  27553. <bitOffset>12</bitOffset>
  27554. <bitWidth>1</bitWidth>
  27555. </field>
  27556. <field>
  27557. <name>SBIF</name>
  27558. <description>System Break interrupt flag</description>
  27559. <bitOffset>13</bitOffset>
  27560. <bitWidth>1</bitWidth>
  27561. </field>
  27562. <field>
  27563. <name>CC5IF</name>
  27564. <description>Compare 5 interrupt flag</description>
  27565. <bitOffset>16</bitOffset>
  27566. <bitWidth>1</bitWidth>
  27567. </field>
  27568. <field>
  27569. <name>CC6IF</name>
  27570. <description>Compare 6 interrupt flag</description>
  27571. <bitOffset>17</bitOffset>
  27572. <bitWidth>1</bitWidth>
  27573. </field>
  27574. </fields>
  27575. </register>
  27576. <register>
  27577. <name>EGR</name>
  27578. <displayName>EGR</displayName>
  27579. <description>event generation register</description>
  27580. <addressOffset>0x14</addressOffset>
  27581. <size>0x20</size>
  27582. <access>write-only</access>
  27583. <resetValue>0x0000</resetValue>
  27584. <fields>
  27585. <field>
  27586. <name>UG</name>
  27587. <description>Update generation</description>
  27588. <bitOffset>0</bitOffset>
  27589. <bitWidth>1</bitWidth>
  27590. </field>
  27591. <field>
  27592. <name>CC1G</name>
  27593. <description>Capture/compare 1 generation</description>
  27594. <bitOffset>1</bitOffset>
  27595. <bitWidth>1</bitWidth>
  27596. </field>
  27597. <field>
  27598. <name>CC2G</name>
  27599. <description>Capture/compare 2 generation</description>
  27600. <bitOffset>2</bitOffset>
  27601. <bitWidth>1</bitWidth>
  27602. </field>
  27603. <field>
  27604. <name>CC3G</name>
  27605. <description>Capture/compare 3 generation</description>
  27606. <bitOffset>3</bitOffset>
  27607. <bitWidth>1</bitWidth>
  27608. </field>
  27609. <field>
  27610. <name>CC4G</name>
  27611. <description>Capture/compare 4 generation</description>
  27612. <bitOffset>4</bitOffset>
  27613. <bitWidth>1</bitWidth>
  27614. </field>
  27615. <field>
  27616. <name>COMG</name>
  27617. <description>Capture/Compare control update generation</description>
  27618. <bitOffset>5</bitOffset>
  27619. <bitWidth>1</bitWidth>
  27620. </field>
  27621. <field>
  27622. <name>TG</name>
  27623. <description>Trigger generation</description>
  27624. <bitOffset>6</bitOffset>
  27625. <bitWidth>1</bitWidth>
  27626. </field>
  27627. <field>
  27628. <name>BG</name>
  27629. <description>Break generation</description>
  27630. <bitOffset>7</bitOffset>
  27631. <bitWidth>1</bitWidth>
  27632. </field>
  27633. <field>
  27634. <name>B2G</name>
  27635. <description>Break 2 generation</description>
  27636. <bitOffset>8</bitOffset>
  27637. <bitWidth>1</bitWidth>
  27638. </field>
  27639. </fields>
  27640. </register>
  27641. <register>
  27642. <name>CCMR1_Input</name>
  27643. <displayName>CCMR1_Input</displayName>
  27644. <description>capture/compare mode register 1 (output mode)</description>
  27645. <addressOffset>0x18</addressOffset>
  27646. <size>0x20</size>
  27647. <access>read-write</access>
  27648. <resetValue>0x00000000</resetValue>
  27649. <fields>
  27650. <field>
  27651. <name>CC1S</name>
  27652. <description>Capture/Compare 1 selection</description>
  27653. <bitOffset>0</bitOffset>
  27654. <bitWidth>2</bitWidth>
  27655. </field>
  27656. <field>
  27657. <name>IC1PSC</name>
  27658. <description>Input capture 1 prescaler</description>
  27659. <bitOffset>2</bitOffset>
  27660. <bitWidth>2</bitWidth>
  27661. </field>
  27662. <field>
  27663. <name>C1F</name>
  27664. <description>Input capture 1 filter</description>
  27665. <bitOffset>4</bitOffset>
  27666. <bitWidth>4</bitWidth>
  27667. </field>
  27668. <field>
  27669. <name>CC2S</name>
  27670. <description>capture/Compare 2 selection</description>
  27671. <bitOffset>8</bitOffset>
  27672. <bitWidth>2</bitWidth>
  27673. </field>
  27674. <field>
  27675. <name>IC2PSC</name>
  27676. <description>Input capture 2 prescaler</description>
  27677. <bitOffset>10</bitOffset>
  27678. <bitWidth>2</bitWidth>
  27679. </field>
  27680. <field>
  27681. <name>IC2F</name>
  27682. <description>Input capture 2 filter</description>
  27683. <bitOffset>12</bitOffset>
  27684. <bitWidth>4</bitWidth>
  27685. </field>
  27686. </fields>
  27687. </register>
  27688. <register>
  27689. <name>CCMR1_Output</name>
  27690. <displayName>CCMR1_Output</displayName>
  27691. <description>capture/compare mode register 1 (output mode)</description>
  27692. <alternateRegister>CCMR1_Input</alternateRegister>
  27693. <addressOffset>0x18</addressOffset>
  27694. <size>0x20</size>
  27695. <access>read-write</access>
  27696. <resetValue>0x00000000</resetValue>
  27697. <fields>
  27698. <field>
  27699. <name>CC1S</name>
  27700. <description>Capture/Compare 1 selection</description>
  27701. <bitOffset>0</bitOffset>
  27702. <bitWidth>2</bitWidth>
  27703. </field>
  27704. <field>
  27705. <name>OC1FE</name>
  27706. <description>Output Compare 1 fast enable</description>
  27707. <bitOffset>2</bitOffset>
  27708. <bitWidth>1</bitWidth>
  27709. </field>
  27710. <field>
  27711. <name>OC1PE</name>
  27712. <description>Output Compare 1 preload enable</description>
  27713. <bitOffset>3</bitOffset>
  27714. <bitWidth>1</bitWidth>
  27715. </field>
  27716. <field>
  27717. <name>OC1M</name>
  27718. <description>Output Compare 1 mode</description>
  27719. <bitOffset>4</bitOffset>
  27720. <bitWidth>3</bitWidth>
  27721. </field>
  27722. <field>
  27723. <name>OC1CE</name>
  27724. <description>Output Compare 1 clear enable</description>
  27725. <bitOffset>7</bitOffset>
  27726. <bitWidth>1</bitWidth>
  27727. </field>
  27728. <field>
  27729. <name>CC2S</name>
  27730. <description>Capture/Compare 2 selection</description>
  27731. <bitOffset>8</bitOffset>
  27732. <bitWidth>2</bitWidth>
  27733. </field>
  27734. <field>
  27735. <name>OC2FE</name>
  27736. <description>Output Compare 2 fast enable</description>
  27737. <bitOffset>10</bitOffset>
  27738. <bitWidth>1</bitWidth>
  27739. </field>
  27740. <field>
  27741. <name>OC2PE</name>
  27742. <description>Output Compare 2 preload enable</description>
  27743. <bitOffset>11</bitOffset>
  27744. <bitWidth>1</bitWidth>
  27745. </field>
  27746. <field>
  27747. <name>OC2M</name>
  27748. <description>Output Compare 2 mode</description>
  27749. <bitOffset>12</bitOffset>
  27750. <bitWidth>3</bitWidth>
  27751. </field>
  27752. <field>
  27753. <name>OC2CE</name>
  27754. <description>Output Compare 2 clear enable</description>
  27755. <bitOffset>15</bitOffset>
  27756. <bitWidth>1</bitWidth>
  27757. </field>
  27758. <field>
  27759. <name>OC1M_3</name>
  27760. <description>Output Compare 1 mode - bit 3</description>
  27761. <bitOffset>16</bitOffset>
  27762. <bitWidth>1</bitWidth>
  27763. </field>
  27764. <field>
  27765. <name>OC2M_3</name>
  27766. <description>Output Compare 2 mode - bit 3</description>
  27767. <bitOffset>24</bitOffset>
  27768. <bitWidth>1</bitWidth>
  27769. </field>
  27770. </fields>
  27771. </register>
  27772. <register>
  27773. <name>CCMR2_Output</name>
  27774. <displayName>CCMR2_Output</displayName>
  27775. <description>capture/compare mode register 2 (output mode)</description>
  27776. <addressOffset>0x1C</addressOffset>
  27777. <size>0x20</size>
  27778. <access>read-write</access>
  27779. <resetValue>0x00000000</resetValue>
  27780. <fields>
  27781. <field>
  27782. <name>CC3S</name>
  27783. <description>Capture/Compare 3 selection</description>
  27784. <bitOffset>0</bitOffset>
  27785. <bitWidth>2</bitWidth>
  27786. </field>
  27787. <field>
  27788. <name>OC3FE</name>
  27789. <description>Output compare 3 fast enable</description>
  27790. <bitOffset>2</bitOffset>
  27791. <bitWidth>1</bitWidth>
  27792. </field>
  27793. <field>
  27794. <name>OC3PE</name>
  27795. <description>Output compare 3 preload enable</description>
  27796. <bitOffset>3</bitOffset>
  27797. <bitWidth>1</bitWidth>
  27798. </field>
  27799. <field>
  27800. <name>OC3M</name>
  27801. <description>Output compare 3 mode</description>
  27802. <bitOffset>4</bitOffset>
  27803. <bitWidth>3</bitWidth>
  27804. </field>
  27805. <field>
  27806. <name>OC3CE</name>
  27807. <description>Output compare 3 clear enable</description>
  27808. <bitOffset>7</bitOffset>
  27809. <bitWidth>1</bitWidth>
  27810. </field>
  27811. <field>
  27812. <name>CC4S</name>
  27813. <description>Capture/Compare 4 selection</description>
  27814. <bitOffset>8</bitOffset>
  27815. <bitWidth>2</bitWidth>
  27816. </field>
  27817. <field>
  27818. <name>OC4FE</name>
  27819. <description>Output compare 4 fast enable</description>
  27820. <bitOffset>10</bitOffset>
  27821. <bitWidth>1</bitWidth>
  27822. </field>
  27823. <field>
  27824. <name>OC4PE</name>
  27825. <description>Output compare 4 preload enable</description>
  27826. <bitOffset>11</bitOffset>
  27827. <bitWidth>1</bitWidth>
  27828. </field>
  27829. <field>
  27830. <name>OC4M</name>
  27831. <description>Output compare 4 mode</description>
  27832. <bitOffset>12</bitOffset>
  27833. <bitWidth>3</bitWidth>
  27834. </field>
  27835. <field>
  27836. <name>OC4CE</name>
  27837. <description>Output compare 4 clear enable</description>
  27838. <bitOffset>15</bitOffset>
  27839. <bitWidth>1</bitWidth>
  27840. </field>
  27841. <field>
  27842. <name>OC3M_3</name>
  27843. <description>Output Compare 3 mode - bit 3</description>
  27844. <bitOffset>16</bitOffset>
  27845. <bitWidth>1</bitWidth>
  27846. </field>
  27847. <field>
  27848. <name>OC4M_3</name>
  27849. <description>Output Compare 4 mode - bit 3</description>
  27850. <bitOffset>24</bitOffset>
  27851. <bitWidth>1</bitWidth>
  27852. </field>
  27853. </fields>
  27854. </register>
  27855. <register>
  27856. <name>CCMR2_Input</name>
  27857. <displayName>CCMR2_Input</displayName>
  27858. <description>capture/compare mode register 2 (output mode)</description>
  27859. <alternateRegister>CCMR2_Output</alternateRegister>
  27860. <addressOffset>0x1C</addressOffset>
  27861. <size>0x20</size>
  27862. <access>read-write</access>
  27863. <resetValue>0x00000000</resetValue>
  27864. <fields>
  27865. <field>
  27866. <name>CC3S</name>
  27867. <description>Capture/Compare 3 selection</description>
  27868. <bitOffset>0</bitOffset>
  27869. <bitWidth>2</bitWidth>
  27870. </field>
  27871. <field>
  27872. <name>C3PSC</name>
  27873. <description>Input capture 3 prescaler</description>
  27874. <bitOffset>2</bitOffset>
  27875. <bitWidth>2</bitWidth>
  27876. </field>
  27877. <field>
  27878. <name>IC3F</name>
  27879. <description>Input capture 3 filter</description>
  27880. <bitOffset>4</bitOffset>
  27881. <bitWidth>4</bitWidth>
  27882. </field>
  27883. <field>
  27884. <name>CC4S</name>
  27885. <description>Capture/Compare 4 selection</description>
  27886. <bitOffset>8</bitOffset>
  27887. <bitWidth>2</bitWidth>
  27888. </field>
  27889. <field>
  27890. <name>IC4PSC</name>
  27891. <description>Input capture 4 prescaler</description>
  27892. <bitOffset>10</bitOffset>
  27893. <bitWidth>2</bitWidth>
  27894. </field>
  27895. <field>
  27896. <name>IC4F</name>
  27897. <description>Input capture 4 filter</description>
  27898. <bitOffset>12</bitOffset>
  27899. <bitWidth>4</bitWidth>
  27900. </field>
  27901. </fields>
  27902. </register>
  27903. <register>
  27904. <name>CCER</name>
  27905. <displayName>CCER</displayName>
  27906. <description>capture/compare enable register</description>
  27907. <addressOffset>0x20</addressOffset>
  27908. <size>0x20</size>
  27909. <access>read-write</access>
  27910. <resetValue>0x0000</resetValue>
  27911. <fields>
  27912. <field>
  27913. <name>CC1E</name>
  27914. <description>Capture/Compare 1 output enable</description>
  27915. <bitOffset>0</bitOffset>
  27916. <bitWidth>1</bitWidth>
  27917. </field>
  27918. <field>
  27919. <name>CC1P</name>
  27920. <description>Capture/Compare 1 output Polarity</description>
  27921. <bitOffset>1</bitOffset>
  27922. <bitWidth>1</bitWidth>
  27923. </field>
  27924. <field>
  27925. <name>CC1NE</name>
  27926. <description>Capture/Compare 1 complementary output enable</description>
  27927. <bitOffset>2</bitOffset>
  27928. <bitWidth>1</bitWidth>
  27929. </field>
  27930. <field>
  27931. <name>CC1NP</name>
  27932. <description>Capture/Compare 1 output Polarity</description>
  27933. <bitOffset>3</bitOffset>
  27934. <bitWidth>1</bitWidth>
  27935. </field>
  27936. <field>
  27937. <name>CC2E</name>
  27938. <description>Capture/Compare 2 output enable</description>
  27939. <bitOffset>4</bitOffset>
  27940. <bitWidth>1</bitWidth>
  27941. </field>
  27942. <field>
  27943. <name>CC2P</name>
  27944. <description>Capture/Compare 2 output Polarity</description>
  27945. <bitOffset>5</bitOffset>
  27946. <bitWidth>1</bitWidth>
  27947. </field>
  27948. <field>
  27949. <name>CC2NE</name>
  27950. <description>Capture/Compare 2 complementary output enable</description>
  27951. <bitOffset>6</bitOffset>
  27952. <bitWidth>1</bitWidth>
  27953. </field>
  27954. <field>
  27955. <name>CC2NP</name>
  27956. <description>Capture/Compare 2 output Polarity</description>
  27957. <bitOffset>7</bitOffset>
  27958. <bitWidth>1</bitWidth>
  27959. </field>
  27960. <field>
  27961. <name>CC3E</name>
  27962. <description>Capture/Compare 3 output enable</description>
  27963. <bitOffset>8</bitOffset>
  27964. <bitWidth>1</bitWidth>
  27965. </field>
  27966. <field>
  27967. <name>CC3P</name>
  27968. <description>Capture/Compare 3 output Polarity</description>
  27969. <bitOffset>9</bitOffset>
  27970. <bitWidth>1</bitWidth>
  27971. </field>
  27972. <field>
  27973. <name>CC3NE</name>
  27974. <description>Capture/Compare 3 complementary output enable</description>
  27975. <bitOffset>10</bitOffset>
  27976. <bitWidth>1</bitWidth>
  27977. </field>
  27978. <field>
  27979. <name>CC3NP</name>
  27980. <description>Capture/Compare 3 output Polarity</description>
  27981. <bitOffset>11</bitOffset>
  27982. <bitWidth>1</bitWidth>
  27983. </field>
  27984. <field>
  27985. <name>CC4E</name>
  27986. <description>Capture/Compare 4 output enable</description>
  27987. <bitOffset>12</bitOffset>
  27988. <bitWidth>1</bitWidth>
  27989. </field>
  27990. <field>
  27991. <name>CC4P</name>
  27992. <description>Capture/Compare 3 output Polarity</description>
  27993. <bitOffset>13</bitOffset>
  27994. <bitWidth>1</bitWidth>
  27995. </field>
  27996. <field>
  27997. <name>CC4NP</name>
  27998. <description>Capture/Compare 4 complementary output polarity</description>
  27999. <bitOffset>15</bitOffset>
  28000. <bitWidth>1</bitWidth>
  28001. </field>
  28002. <field>
  28003. <name>CC5E</name>
  28004. <description>Capture/Compare 5 output enable</description>
  28005. <bitOffset>16</bitOffset>
  28006. <bitWidth>1</bitWidth>
  28007. </field>
  28008. <field>
  28009. <name>CC5P</name>
  28010. <description>Capture/Compare 5 output polarity</description>
  28011. <bitOffset>17</bitOffset>
  28012. <bitWidth>1</bitWidth>
  28013. </field>
  28014. <field>
  28015. <name>CC6E</name>
  28016. <description>Capture/Compare 6 output enable</description>
  28017. <bitOffset>20</bitOffset>
  28018. <bitWidth>1</bitWidth>
  28019. </field>
  28020. <field>
  28021. <name>CC6P</name>
  28022. <description>Capture/Compare 6 output polarity</description>
  28023. <bitOffset>21</bitOffset>
  28024. <bitWidth>1</bitWidth>
  28025. </field>
  28026. </fields>
  28027. </register>
  28028. <register>
  28029. <name>CNT</name>
  28030. <displayName>CNT</displayName>
  28031. <description>counter</description>
  28032. <addressOffset>0x24</addressOffset>
  28033. <size>0x20</size>
  28034. <resetValue>0x00000000</resetValue>
  28035. <fields>
  28036. <field>
  28037. <name>CNT</name>
  28038. <description>counter value</description>
  28039. <bitOffset>0</bitOffset>
  28040. <bitWidth>16</bitWidth>
  28041. <access>read-write</access>
  28042. </field>
  28043. <field>
  28044. <name>UIFCPY</name>
  28045. <description>UIF copy</description>
  28046. <bitOffset>31</bitOffset>
  28047. <bitWidth>1</bitWidth>
  28048. <access>read-only</access>
  28049. </field>
  28050. </fields>
  28051. </register>
  28052. <register>
  28053. <name>PSC</name>
  28054. <displayName>PSC</displayName>
  28055. <description>prescaler</description>
  28056. <addressOffset>0x28</addressOffset>
  28057. <size>0x20</size>
  28058. <access>read-write</access>
  28059. <resetValue>0x0000</resetValue>
  28060. <fields>
  28061. <field>
  28062. <name>PSC</name>
  28063. <description>Prescaler value</description>
  28064. <bitOffset>0</bitOffset>
  28065. <bitWidth>16</bitWidth>
  28066. </field>
  28067. </fields>
  28068. </register>
  28069. <register>
  28070. <name>ARR</name>
  28071. <displayName>ARR</displayName>
  28072. <description>auto-reload register</description>
  28073. <addressOffset>0x2C</addressOffset>
  28074. <size>0x20</size>
  28075. <access>read-write</access>
  28076. <resetValue>0x0000FFFF</resetValue>
  28077. <fields>
  28078. <field>
  28079. <name>ARR</name>
  28080. <description>Auto-reload value</description>
  28081. <bitOffset>0</bitOffset>
  28082. <bitWidth>16</bitWidth>
  28083. </field>
  28084. </fields>
  28085. </register>
  28086. <register>
  28087. <name>RCR</name>
  28088. <displayName>RCR</displayName>
  28089. <description>repetition counter register</description>
  28090. <addressOffset>0x30</addressOffset>
  28091. <size>0x20</size>
  28092. <access>read-write</access>
  28093. <resetValue>0x0000</resetValue>
  28094. <fields>
  28095. <field>
  28096. <name>REP</name>
  28097. <description>Repetition counter value</description>
  28098. <bitOffset>0</bitOffset>
  28099. <bitWidth>16</bitWidth>
  28100. </field>
  28101. </fields>
  28102. </register>
  28103. <register>
  28104. <name>CCR1</name>
  28105. <displayName>CCR1</displayName>
  28106. <description>capture/compare register 1</description>
  28107. <addressOffset>0x34</addressOffset>
  28108. <size>0x20</size>
  28109. <access>read-write</access>
  28110. <resetValue>0x00000000</resetValue>
  28111. <fields>
  28112. <field>
  28113. <name>CCR1</name>
  28114. <description>Capture/Compare 1 value</description>
  28115. <bitOffset>0</bitOffset>
  28116. <bitWidth>16</bitWidth>
  28117. </field>
  28118. </fields>
  28119. </register>
  28120. <register>
  28121. <name>CCR2</name>
  28122. <displayName>CCR2</displayName>
  28123. <description>capture/compare register 2</description>
  28124. <addressOffset>0x38</addressOffset>
  28125. <size>0x20</size>
  28126. <access>read-write</access>
  28127. <resetValue>0x00000000</resetValue>
  28128. <fields>
  28129. <field>
  28130. <name>CCR2</name>
  28131. <description>Capture/Compare 2 value</description>
  28132. <bitOffset>0</bitOffset>
  28133. <bitWidth>16</bitWidth>
  28134. </field>
  28135. </fields>
  28136. </register>
  28137. <register>
  28138. <name>CCR3</name>
  28139. <displayName>CCR3</displayName>
  28140. <description>capture/compare register 3</description>
  28141. <addressOffset>0x3C</addressOffset>
  28142. <size>0x20</size>
  28143. <access>read-write</access>
  28144. <resetValue>0x00000000</resetValue>
  28145. <fields>
  28146. <field>
  28147. <name>CCR3</name>
  28148. <description>Capture/Compare value</description>
  28149. <bitOffset>0</bitOffset>
  28150. <bitWidth>16</bitWidth>
  28151. </field>
  28152. </fields>
  28153. </register>
  28154. <register>
  28155. <name>CCR4</name>
  28156. <displayName>CCR4</displayName>
  28157. <description>capture/compare register 4</description>
  28158. <addressOffset>0x40</addressOffset>
  28159. <size>0x20</size>
  28160. <access>read-write</access>
  28161. <resetValue>0x00000000</resetValue>
  28162. <fields>
  28163. <field>
  28164. <name>CCR4</name>
  28165. <description>Capture/Compare value</description>
  28166. <bitOffset>0</bitOffset>
  28167. <bitWidth>16</bitWidth>
  28168. </field>
  28169. </fields>
  28170. </register>
  28171. <register>
  28172. <name>BDTR</name>
  28173. <displayName>BDTR</displayName>
  28174. <description>break and dead-time register</description>
  28175. <addressOffset>0x44</addressOffset>
  28176. <size>0x20</size>
  28177. <access>read-write</access>
  28178. <resetValue>0x0000</resetValue>
  28179. <fields>
  28180. <field>
  28181. <name>DTG</name>
  28182. <description>Dead-time generator setup</description>
  28183. <bitOffset>0</bitOffset>
  28184. <bitWidth>8</bitWidth>
  28185. </field>
  28186. <field>
  28187. <name>LOCK</name>
  28188. <description>Lock configuration</description>
  28189. <bitOffset>8</bitOffset>
  28190. <bitWidth>2</bitWidth>
  28191. </field>
  28192. <field>
  28193. <name>OSSI</name>
  28194. <description>Off-state selection for Idle mode</description>
  28195. <bitOffset>10</bitOffset>
  28196. <bitWidth>1</bitWidth>
  28197. </field>
  28198. <field>
  28199. <name>OSSR</name>
  28200. <description>Off-state selection for Run mode</description>
  28201. <bitOffset>11</bitOffset>
  28202. <bitWidth>1</bitWidth>
  28203. </field>
  28204. <field>
  28205. <name>BKE</name>
  28206. <description>Break enable</description>
  28207. <bitOffset>12</bitOffset>
  28208. <bitWidth>1</bitWidth>
  28209. </field>
  28210. <field>
  28211. <name>BKP</name>
  28212. <description>Break polarity</description>
  28213. <bitOffset>13</bitOffset>
  28214. <bitWidth>1</bitWidth>
  28215. </field>
  28216. <field>
  28217. <name>AOE</name>
  28218. <description>Automatic output enable</description>
  28219. <bitOffset>14</bitOffset>
  28220. <bitWidth>1</bitWidth>
  28221. </field>
  28222. <field>
  28223. <name>MOE</name>
  28224. <description>Main output enable</description>
  28225. <bitOffset>15</bitOffset>
  28226. <bitWidth>1</bitWidth>
  28227. </field>
  28228. <field>
  28229. <name>BKF</name>
  28230. <description>Break filter</description>
  28231. <bitOffset>16</bitOffset>
  28232. <bitWidth>4</bitWidth>
  28233. </field>
  28234. <field>
  28235. <name>BK2F</name>
  28236. <description>Break 2 filter</description>
  28237. <bitOffset>20</bitOffset>
  28238. <bitWidth>4</bitWidth>
  28239. </field>
  28240. <field>
  28241. <name>BK2E</name>
  28242. <description>Break 2 enable</description>
  28243. <bitOffset>24</bitOffset>
  28244. <bitWidth>1</bitWidth>
  28245. </field>
  28246. <field>
  28247. <name>BK2P</name>
  28248. <description>Break 2 polarity</description>
  28249. <bitOffset>25</bitOffset>
  28250. <bitWidth>1</bitWidth>
  28251. </field>
  28252. </fields>
  28253. </register>
  28254. <register>
  28255. <name>DCR</name>
  28256. <displayName>DCR</displayName>
  28257. <description>DMA control register</description>
  28258. <addressOffset>0x48</addressOffset>
  28259. <size>0x20</size>
  28260. <access>read-write</access>
  28261. <resetValue>0x0000</resetValue>
  28262. <fields>
  28263. <field>
  28264. <name>DBL</name>
  28265. <description>DMA burst length</description>
  28266. <bitOffset>8</bitOffset>
  28267. <bitWidth>5</bitWidth>
  28268. </field>
  28269. <field>
  28270. <name>DBA</name>
  28271. <description>DMA base address</description>
  28272. <bitOffset>0</bitOffset>
  28273. <bitWidth>5</bitWidth>
  28274. </field>
  28275. </fields>
  28276. </register>
  28277. <register>
  28278. <name>DMAR</name>
  28279. <displayName>DMAR</displayName>
  28280. <description>DMA address for full transfer</description>
  28281. <addressOffset>0x4C</addressOffset>
  28282. <size>0x20</size>
  28283. <access>read-write</access>
  28284. <resetValue>0x0000</resetValue>
  28285. <fields>
  28286. <field>
  28287. <name>DMAB</name>
  28288. <description>DMA register for burst accesses</description>
  28289. <bitOffset>0</bitOffset>
  28290. <bitWidth>16</bitWidth>
  28291. </field>
  28292. </fields>
  28293. </register>
  28294. <register>
  28295. <name>OR</name>
  28296. <displayName>OR</displayName>
  28297. <description>DMA address for full transfer</description>
  28298. <addressOffset>0x50</addressOffset>
  28299. <size>0x20</size>
  28300. <access>read-write</access>
  28301. <resetValue>0x0000</resetValue>
  28302. <fields>
  28303. <field>
  28304. <name>TIM1_ETR_ADC1_RMP</name>
  28305. <description>TIM1_ETR_ADC1 remapping capability</description>
  28306. <bitOffset>0</bitOffset>
  28307. <bitWidth>2</bitWidth>
  28308. </field>
  28309. <field>
  28310. <name>TI1_RMP</name>
  28311. <description>Input Capture 1 remap</description>
  28312. <bitOffset>4</bitOffset>
  28313. <bitWidth>1</bitWidth>
  28314. </field>
  28315. </fields>
  28316. </register>
  28317. <register>
  28318. <name>CCMR3_Output</name>
  28319. <displayName>CCMR3_Output</displayName>
  28320. <description>capture/compare mode register 2 (output mode)</description>
  28321. <addressOffset>0x54</addressOffset>
  28322. <size>0x20</size>
  28323. <access>read-write</access>
  28324. <resetValue>0x00000000</resetValue>
  28325. <fields>
  28326. <field>
  28327. <name>OC6M_bit3</name>
  28328. <description>Output Compare 6 mode bit 3</description>
  28329. <bitOffset>24</bitOffset>
  28330. <bitWidth>1</bitWidth>
  28331. </field>
  28332. <field>
  28333. <name>OC5M_bit3</name>
  28334. <description>Output Compare 5 mode bit 3</description>
  28335. <bitOffset>16</bitOffset>
  28336. <bitWidth>1</bitWidth>
  28337. </field>
  28338. <field>
  28339. <name>OC6CE</name>
  28340. <description>Output compare 6 clear enable</description>
  28341. <bitOffset>15</bitOffset>
  28342. <bitWidth>1</bitWidth>
  28343. </field>
  28344. <field>
  28345. <name>OC6M</name>
  28346. <description>Output compare 6 mode</description>
  28347. <bitOffset>12</bitOffset>
  28348. <bitWidth>3</bitWidth>
  28349. </field>
  28350. <field>
  28351. <name>OC6PE</name>
  28352. <description>Output compare 6 preload enable</description>
  28353. <bitOffset>11</bitOffset>
  28354. <bitWidth>1</bitWidth>
  28355. </field>
  28356. <field>
  28357. <name>OC6FE</name>
  28358. <description>Output compare 6 fast enable</description>
  28359. <bitOffset>10</bitOffset>
  28360. <bitWidth>1</bitWidth>
  28361. </field>
  28362. <field>
  28363. <name>OC5CE</name>
  28364. <description>Output compare 5 clear enable</description>
  28365. <bitOffset>7</bitOffset>
  28366. <bitWidth>1</bitWidth>
  28367. </field>
  28368. <field>
  28369. <name>OC5M</name>
  28370. <description>Output compare 5 mode</description>
  28371. <bitOffset>4</bitOffset>
  28372. <bitWidth>3</bitWidth>
  28373. </field>
  28374. <field>
  28375. <name>OC5PE</name>
  28376. <description>Output compare 5 preload enable</description>
  28377. <bitOffset>3</bitOffset>
  28378. <bitWidth>1</bitWidth>
  28379. </field>
  28380. <field>
  28381. <name>OC5FE</name>
  28382. <description>Output compare 5 fast enable</description>
  28383. <bitOffset>2</bitOffset>
  28384. <bitWidth>1</bitWidth>
  28385. </field>
  28386. </fields>
  28387. </register>
  28388. <register>
  28389. <name>CCR5</name>
  28390. <displayName>CCR5</displayName>
  28391. <description>capture/compare register 4</description>
  28392. <addressOffset>0x58</addressOffset>
  28393. <size>0x20</size>
  28394. <access>read-write</access>
  28395. <resetValue>0x00000000</resetValue>
  28396. <fields>
  28397. <field>
  28398. <name>CCR5</name>
  28399. <description>Capture/Compare value</description>
  28400. <bitOffset>0</bitOffset>
  28401. <bitWidth>16</bitWidth>
  28402. </field>
  28403. <field>
  28404. <name>GC5C1</name>
  28405. <description>Group Channel 5 and Channel 1</description>
  28406. <bitOffset>29</bitOffset>
  28407. <bitWidth>1</bitWidth>
  28408. </field>
  28409. <field>
  28410. <name>GC5C2</name>
  28411. <description>Group Channel 5 and Channel 2</description>
  28412. <bitOffset>30</bitOffset>
  28413. <bitWidth>1</bitWidth>
  28414. </field>
  28415. <field>
  28416. <name>GC5C3</name>
  28417. <description>Group Channel 5 and Channel 3</description>
  28418. <bitOffset>31</bitOffset>
  28419. <bitWidth>1</bitWidth>
  28420. </field>
  28421. </fields>
  28422. </register>
  28423. <register>
  28424. <name>CCR6</name>
  28425. <displayName>CCR6</displayName>
  28426. <description>capture/compare register 4</description>
  28427. <addressOffset>0x5C</addressOffset>
  28428. <size>0x20</size>
  28429. <access>read-write</access>
  28430. <resetValue>0x00000000</resetValue>
  28431. <fields>
  28432. <field>
  28433. <name>CCR6</name>
  28434. <description>Capture/Compare value</description>
  28435. <bitOffset>0</bitOffset>
  28436. <bitWidth>16</bitWidth>
  28437. </field>
  28438. </fields>
  28439. </register>
  28440. <register>
  28441. <name>AF1</name>
  28442. <displayName>AF1</displayName>
  28443. <description>DMA address for full transfer</description>
  28444. <addressOffset>0x60</addressOffset>
  28445. <size>0x20</size>
  28446. <access>read-write</access>
  28447. <resetValue>0x00000001</resetValue>
  28448. <fields>
  28449. <field>
  28450. <name>BKINE</name>
  28451. <description>BRK BKIN input enable</description>
  28452. <bitOffset>0</bitOffset>
  28453. <bitWidth>1</bitWidth>
  28454. </field>
  28455. <field>
  28456. <name>BKCMP1E</name>
  28457. <description>BRK COMP1 enable</description>
  28458. <bitOffset>1</bitOffset>
  28459. <bitWidth>1</bitWidth>
  28460. </field>
  28461. <field>
  28462. <name>BKCMP2E</name>
  28463. <description>BRK COMP2 enable</description>
  28464. <bitOffset>2</bitOffset>
  28465. <bitWidth>1</bitWidth>
  28466. </field>
  28467. <field>
  28468. <name>BKINP</name>
  28469. <description>BRK BKIN input polarity</description>
  28470. <bitOffset>9</bitOffset>
  28471. <bitWidth>1</bitWidth>
  28472. </field>
  28473. <field>
  28474. <name>BKCMP1P</name>
  28475. <description>BRK COMP1 input polarity</description>
  28476. <bitOffset>10</bitOffset>
  28477. <bitWidth>1</bitWidth>
  28478. </field>
  28479. <field>
  28480. <name>BKCMP2P</name>
  28481. <description>BRK COMP2 input polarity</description>
  28482. <bitOffset>11</bitOffset>
  28483. <bitWidth>1</bitWidth>
  28484. </field>
  28485. <field>
  28486. <name>ETRSEL</name>
  28487. <description>ETR source selection</description>
  28488. <bitOffset>14</bitOffset>
  28489. <bitWidth>3</bitWidth>
  28490. </field>
  28491. </fields>
  28492. </register>
  28493. <register>
  28494. <name>AF2</name>
  28495. <displayName>AF2</displayName>
  28496. <description>DMA address for full transfer</description>
  28497. <addressOffset>0x64</addressOffset>
  28498. <size>0x20</size>
  28499. <access>read-write</access>
  28500. <resetValue>0x00000001</resetValue>
  28501. <fields>
  28502. <field>
  28503. <name>BK2INE</name>
  28504. <description>BRK2 BKIN input enable</description>
  28505. <bitOffset>0</bitOffset>
  28506. <bitWidth>1</bitWidth>
  28507. </field>
  28508. <field>
  28509. <name>BK2CMP1E</name>
  28510. <description>BRK2 COMP1 enable</description>
  28511. <bitOffset>1</bitOffset>
  28512. <bitWidth>1</bitWidth>
  28513. </field>
  28514. <field>
  28515. <name>BK2CMP2E</name>
  28516. <description>BRK2 COMP2 enable</description>
  28517. <bitOffset>2</bitOffset>
  28518. <bitWidth>1</bitWidth>
  28519. </field>
  28520. <field>
  28521. <name>BK2DFBK0E</name>
  28522. <description>BRK2 DFSDM_BREAK0 enable</description>
  28523. <bitOffset>8</bitOffset>
  28524. <bitWidth>1</bitWidth>
  28525. </field>
  28526. <field>
  28527. <name>BK2INP</name>
  28528. <description>BRK2 BKIN input polarity</description>
  28529. <bitOffset>9</bitOffset>
  28530. <bitWidth>1</bitWidth>
  28531. </field>
  28532. <field>
  28533. <name>BK2CMP1P</name>
  28534. <description>BRK2 COMP1 input polarity</description>
  28535. <bitOffset>10</bitOffset>
  28536. <bitWidth>1</bitWidth>
  28537. </field>
  28538. <field>
  28539. <name>BK2CMP2P</name>
  28540. <description>BRK2 COMP2 input polarity</description>
  28541. <bitOffset>11</bitOffset>
  28542. <bitWidth>1</bitWidth>
  28543. </field>
  28544. </fields>
  28545. </register>
  28546. </registers>
  28547. </peripheral>
  28548. <peripheral>
  28549. <name>LPTIM1</name>
  28550. <description>Low power timer</description>
  28551. <groupName>LPTIM</groupName>
  28552. <baseAddress>0x40007C00</baseAddress>
  28553. <addressBlock>
  28554. <offset>0x0</offset>
  28555. <size>0x400</size>
  28556. <usage>registers</usage>
  28557. </addressBlock>
  28558. <interrupt>
  28559. <name>LPTIM1</name>
  28560. <description>LPtimer 1 global interrupt</description>
  28561. <value>47</value>
  28562. </interrupt>
  28563. <registers>
  28564. <register>
  28565. <name>ISR</name>
  28566. <displayName>ISR</displayName>
  28567. <description>Interrupt and Status Register</description>
  28568. <addressOffset>0x0</addressOffset>
  28569. <size>0x20</size>
  28570. <access>read-only</access>
  28571. <resetValue>0x00000000</resetValue>
  28572. <fields>
  28573. <field>
  28574. <name>DOWN</name>
  28575. <description>Counter direction change up to down</description>
  28576. <bitOffset>6</bitOffset>
  28577. <bitWidth>1</bitWidth>
  28578. </field>
  28579. <field>
  28580. <name>UP</name>
  28581. <description>Counter direction change down to up</description>
  28582. <bitOffset>5</bitOffset>
  28583. <bitWidth>1</bitWidth>
  28584. </field>
  28585. <field>
  28586. <name>ARROK</name>
  28587. <description>Autoreload register update OK</description>
  28588. <bitOffset>4</bitOffset>
  28589. <bitWidth>1</bitWidth>
  28590. </field>
  28591. <field>
  28592. <name>CMPOK</name>
  28593. <description>Compare register update OK</description>
  28594. <bitOffset>3</bitOffset>
  28595. <bitWidth>1</bitWidth>
  28596. </field>
  28597. <field>
  28598. <name>EXTTRIG</name>
  28599. <description>External trigger edge event</description>
  28600. <bitOffset>2</bitOffset>
  28601. <bitWidth>1</bitWidth>
  28602. </field>
  28603. <field>
  28604. <name>ARRM</name>
  28605. <description>Autoreload match</description>
  28606. <bitOffset>1</bitOffset>
  28607. <bitWidth>1</bitWidth>
  28608. </field>
  28609. <field>
  28610. <name>CMPM</name>
  28611. <description>Compare match</description>
  28612. <bitOffset>0</bitOffset>
  28613. <bitWidth>1</bitWidth>
  28614. </field>
  28615. </fields>
  28616. </register>
  28617. <register>
  28618. <name>ICR</name>
  28619. <displayName>ICR</displayName>
  28620. <description>Interrupt Clear Register</description>
  28621. <addressOffset>0x4</addressOffset>
  28622. <size>0x20</size>
  28623. <access>write-only</access>
  28624. <resetValue>0x00000000</resetValue>
  28625. <fields>
  28626. <field>
  28627. <name>DOWNCF</name>
  28628. <description>Direction change to down Clear Flag</description>
  28629. <bitOffset>6</bitOffset>
  28630. <bitWidth>1</bitWidth>
  28631. </field>
  28632. <field>
  28633. <name>UPCF</name>
  28634. <description>Direction change to UP Clear Flag</description>
  28635. <bitOffset>5</bitOffset>
  28636. <bitWidth>1</bitWidth>
  28637. </field>
  28638. <field>
  28639. <name>ARROKCF</name>
  28640. <description>Autoreload register update OK Clear Flag</description>
  28641. <bitOffset>4</bitOffset>
  28642. <bitWidth>1</bitWidth>
  28643. </field>
  28644. <field>
  28645. <name>CMPOKCF</name>
  28646. <description>Compare register update OK Clear Flag</description>
  28647. <bitOffset>3</bitOffset>
  28648. <bitWidth>1</bitWidth>
  28649. </field>
  28650. <field>
  28651. <name>EXTTRIGCF</name>
  28652. <description>External trigger valid edge Clear Flag</description>
  28653. <bitOffset>2</bitOffset>
  28654. <bitWidth>1</bitWidth>
  28655. </field>
  28656. <field>
  28657. <name>ARRMCF</name>
  28658. <description>Autoreload match Clear Flag</description>
  28659. <bitOffset>1</bitOffset>
  28660. <bitWidth>1</bitWidth>
  28661. </field>
  28662. <field>
  28663. <name>CMPMCF</name>
  28664. <description>compare match Clear Flag</description>
  28665. <bitOffset>0</bitOffset>
  28666. <bitWidth>1</bitWidth>
  28667. </field>
  28668. </fields>
  28669. </register>
  28670. <register>
  28671. <name>IER</name>
  28672. <displayName>IER</displayName>
  28673. <description>Interrupt Enable Register</description>
  28674. <addressOffset>0x8</addressOffset>
  28675. <size>0x20</size>
  28676. <access>read-write</access>
  28677. <resetValue>0x00000000</resetValue>
  28678. <fields>
  28679. <field>
  28680. <name>DOWNIE</name>
  28681. <description>Direction change to down Interrupt Enable</description>
  28682. <bitOffset>6</bitOffset>
  28683. <bitWidth>1</bitWidth>
  28684. </field>
  28685. <field>
  28686. <name>UPIE</name>
  28687. <description>Direction change to UP Interrupt Enable</description>
  28688. <bitOffset>5</bitOffset>
  28689. <bitWidth>1</bitWidth>
  28690. </field>
  28691. <field>
  28692. <name>ARROKIE</name>
  28693. <description>Autoreload register update OK Interrupt Enable</description>
  28694. <bitOffset>4</bitOffset>
  28695. <bitWidth>1</bitWidth>
  28696. </field>
  28697. <field>
  28698. <name>CMPOKIE</name>
  28699. <description>Compare register update OK Interrupt Enable</description>
  28700. <bitOffset>3</bitOffset>
  28701. <bitWidth>1</bitWidth>
  28702. </field>
  28703. <field>
  28704. <name>EXTTRIGIE</name>
  28705. <description>External trigger valid edge Interrupt Enable</description>
  28706. <bitOffset>2</bitOffset>
  28707. <bitWidth>1</bitWidth>
  28708. </field>
  28709. <field>
  28710. <name>ARRMIE</name>
  28711. <description>Autoreload match Interrupt Enable</description>
  28712. <bitOffset>1</bitOffset>
  28713. <bitWidth>1</bitWidth>
  28714. </field>
  28715. <field>
  28716. <name>CMPMIE</name>
  28717. <description>Compare match Interrupt Enable</description>
  28718. <bitOffset>0</bitOffset>
  28719. <bitWidth>1</bitWidth>
  28720. </field>
  28721. </fields>
  28722. </register>
  28723. <register>
  28724. <name>CFGR</name>
  28725. <displayName>CFGR</displayName>
  28726. <description>Configuration Register</description>
  28727. <addressOffset>0xC</addressOffset>
  28728. <size>0x20</size>
  28729. <access>read-write</access>
  28730. <resetValue>0x00000000</resetValue>
  28731. <fields>
  28732. <field>
  28733. <name>ENC</name>
  28734. <description>Encoder mode enable</description>
  28735. <bitOffset>24</bitOffset>
  28736. <bitWidth>1</bitWidth>
  28737. </field>
  28738. <field>
  28739. <name>COUNTMODE</name>
  28740. <description>counter mode enabled</description>
  28741. <bitOffset>23</bitOffset>
  28742. <bitWidth>1</bitWidth>
  28743. </field>
  28744. <field>
  28745. <name>PRELOAD</name>
  28746. <description>Registers update mode</description>
  28747. <bitOffset>22</bitOffset>
  28748. <bitWidth>1</bitWidth>
  28749. </field>
  28750. <field>
  28751. <name>WAVPOL</name>
  28752. <description>Waveform shape polarity</description>
  28753. <bitOffset>21</bitOffset>
  28754. <bitWidth>1</bitWidth>
  28755. </field>
  28756. <field>
  28757. <name>WAVE</name>
  28758. <description>Waveform shape</description>
  28759. <bitOffset>20</bitOffset>
  28760. <bitWidth>1</bitWidth>
  28761. </field>
  28762. <field>
  28763. <name>TIMOUT</name>
  28764. <description>Timeout enable</description>
  28765. <bitOffset>19</bitOffset>
  28766. <bitWidth>1</bitWidth>
  28767. </field>
  28768. <field>
  28769. <name>TRIGEN</name>
  28770. <description>Trigger enable and polarity</description>
  28771. <bitOffset>17</bitOffset>
  28772. <bitWidth>2</bitWidth>
  28773. </field>
  28774. <field>
  28775. <name>TRIGSEL</name>
  28776. <description>Trigger selector</description>
  28777. <bitOffset>13</bitOffset>
  28778. <bitWidth>3</bitWidth>
  28779. </field>
  28780. <field>
  28781. <name>PRESC</name>
  28782. <description>Clock prescaler</description>
  28783. <bitOffset>9</bitOffset>
  28784. <bitWidth>3</bitWidth>
  28785. </field>
  28786. <field>
  28787. <name>TRGFLT</name>
  28788. <description>Configurable digital filter for trigger</description>
  28789. <bitOffset>6</bitOffset>
  28790. <bitWidth>2</bitWidth>
  28791. </field>
  28792. <field>
  28793. <name>CKFLT</name>
  28794. <description>Configurable digital filter for external clock</description>
  28795. <bitOffset>3</bitOffset>
  28796. <bitWidth>2</bitWidth>
  28797. </field>
  28798. <field>
  28799. <name>CKPOL</name>
  28800. <description>Clock Polarity</description>
  28801. <bitOffset>1</bitOffset>
  28802. <bitWidth>2</bitWidth>
  28803. </field>
  28804. <field>
  28805. <name>CKSEL</name>
  28806. <description>Clock selector</description>
  28807. <bitOffset>0</bitOffset>
  28808. <bitWidth>1</bitWidth>
  28809. </field>
  28810. </fields>
  28811. </register>
  28812. <register>
  28813. <name>CR</name>
  28814. <displayName>CR</displayName>
  28815. <description>Control Register</description>
  28816. <addressOffset>0x10</addressOffset>
  28817. <size>0x20</size>
  28818. <access>read-write</access>
  28819. <resetValue>0x00000000</resetValue>
  28820. <fields>
  28821. <field>
  28822. <name>RSTARE</name>
  28823. <description>Reset after read enable</description>
  28824. <bitOffset>4</bitOffset>
  28825. <bitWidth>1</bitWidth>
  28826. </field>
  28827. <field>
  28828. <name>COUNTRST</name>
  28829. <description>Counter reset</description>
  28830. <bitOffset>3</bitOffset>
  28831. <bitWidth>1</bitWidth>
  28832. </field>
  28833. <field>
  28834. <name>CNTSTRT</name>
  28835. <description>Timer start in continuous mode</description>
  28836. <bitOffset>2</bitOffset>
  28837. <bitWidth>1</bitWidth>
  28838. </field>
  28839. <field>
  28840. <name>SNGSTRT</name>
  28841. <description>LPTIM start in single mode</description>
  28842. <bitOffset>1</bitOffset>
  28843. <bitWidth>1</bitWidth>
  28844. </field>
  28845. <field>
  28846. <name>ENABLE</name>
  28847. <description>LPTIM Enable</description>
  28848. <bitOffset>0</bitOffset>
  28849. <bitWidth>1</bitWidth>
  28850. </field>
  28851. </fields>
  28852. </register>
  28853. <register>
  28854. <name>CMP</name>
  28855. <displayName>CMP</displayName>
  28856. <description>Compare Register</description>
  28857. <addressOffset>0x14</addressOffset>
  28858. <size>0x20</size>
  28859. <access>read-write</access>
  28860. <resetValue>0x00000000</resetValue>
  28861. <fields>
  28862. <field>
  28863. <name>CMP</name>
  28864. <description>Compare value</description>
  28865. <bitOffset>0</bitOffset>
  28866. <bitWidth>16</bitWidth>
  28867. </field>
  28868. </fields>
  28869. </register>
  28870. <register>
  28871. <name>ARR</name>
  28872. <displayName>ARR</displayName>
  28873. <description>Autoreload Register</description>
  28874. <addressOffset>0x18</addressOffset>
  28875. <size>0x20</size>
  28876. <access>read-write</access>
  28877. <resetValue>0x00000001</resetValue>
  28878. <fields>
  28879. <field>
  28880. <name>ARR</name>
  28881. <description>Auto reload value</description>
  28882. <bitOffset>0</bitOffset>
  28883. <bitWidth>16</bitWidth>
  28884. </field>
  28885. </fields>
  28886. </register>
  28887. <register>
  28888. <name>CNT</name>
  28889. <displayName>CNT</displayName>
  28890. <description>Counter Register</description>
  28891. <addressOffset>0x1C</addressOffset>
  28892. <size>0x20</size>
  28893. <access>read-only</access>
  28894. <resetValue>0x00000000</resetValue>
  28895. <fields>
  28896. <field>
  28897. <name>CNT</name>
  28898. <description>Counter value</description>
  28899. <bitOffset>0</bitOffset>
  28900. <bitWidth>16</bitWidth>
  28901. </field>
  28902. </fields>
  28903. </register>
  28904. <register>
  28905. <name>OR</name>
  28906. <displayName>OR</displayName>
  28907. <description>Option Register</description>
  28908. <addressOffset>0x20</addressOffset>
  28909. <size>0x20</size>
  28910. <access>read-write</access>
  28911. <resetValue>0x00000000</resetValue>
  28912. <fields>
  28913. <field>
  28914. <name>OR1</name>
  28915. <description>Option register bit 1</description>
  28916. <bitOffset>0</bitOffset>
  28917. <bitWidth>1</bitWidth>
  28918. </field>
  28919. <field>
  28920. <name>OR2</name>
  28921. <description>Option register bit 2</description>
  28922. <bitOffset>1</bitOffset>
  28923. <bitWidth>1</bitWidth>
  28924. </field>
  28925. </fields>
  28926. </register>
  28927. </registers>
  28928. </peripheral>
  28929. <peripheral derivedFrom="LPTIM1">
  28930. <name>LPTIM2</name>
  28931. <baseAddress>0x40009400</baseAddress>
  28932. <interrupt>
  28933. <name>LPTIM2</name>
  28934. <description>LPtimer 2 global interrupt</description>
  28935. <value>48</value>
  28936. </interrupt>
  28937. </peripheral>
  28938. <peripheral>
  28939. <name>USART1</name>
  28940. <description>Universal synchronous asynchronous receiver transmitter</description>
  28941. <groupName>USART</groupName>
  28942. <baseAddress>0x40013800</baseAddress>
  28943. <addressBlock>
  28944. <offset>0x0</offset>
  28945. <size>0x400</size>
  28946. <usage>registers</usage>
  28947. </addressBlock>
  28948. <interrupt>
  28949. <name>USART1</name>
  28950. <description>USART1 global interrupt</description>
  28951. <value>36</value>
  28952. </interrupt>
  28953. <registers>
  28954. <register>
  28955. <name>CR1</name>
  28956. <displayName>CR1</displayName>
  28957. <description>Control register 1</description>
  28958. <addressOffset>0x0</addressOffset>
  28959. <size>0x20</size>
  28960. <access>read-write</access>
  28961. <resetValue>0x0000</resetValue>
  28962. <fields>
  28963. <field>
  28964. <name>RXFFIE</name>
  28965. <description>RXFIFO Full interrupt enable</description>
  28966. <bitOffset>31</bitOffset>
  28967. <bitWidth>1</bitWidth>
  28968. </field>
  28969. <field>
  28970. <name>TXFEIE</name>
  28971. <description>TXFIFO empty interrupt enable</description>
  28972. <bitOffset>30</bitOffset>
  28973. <bitWidth>1</bitWidth>
  28974. </field>
  28975. <field>
  28976. <name>FIFOEN</name>
  28977. <description>FIFO mode enable</description>
  28978. <bitOffset>29</bitOffset>
  28979. <bitWidth>1</bitWidth>
  28980. </field>
  28981. <field>
  28982. <name>M1</name>
  28983. <description>Word length</description>
  28984. <bitOffset>28</bitOffset>
  28985. <bitWidth>1</bitWidth>
  28986. </field>
  28987. <field>
  28988. <name>EOBIE</name>
  28989. <description>End of Block interrupt enable</description>
  28990. <bitOffset>27</bitOffset>
  28991. <bitWidth>1</bitWidth>
  28992. </field>
  28993. <field>
  28994. <name>RTOIE</name>
  28995. <description>Receiver timeout interrupt enable</description>
  28996. <bitOffset>26</bitOffset>
  28997. <bitWidth>1</bitWidth>
  28998. </field>
  28999. <field>
  29000. <name>DEAT4</name>
  29001. <description>Driver Enable assertion time</description>
  29002. <bitOffset>25</bitOffset>
  29003. <bitWidth>1</bitWidth>
  29004. </field>
  29005. <field>
  29006. <name>DEAT3</name>
  29007. <description>DEAT3</description>
  29008. <bitOffset>24</bitOffset>
  29009. <bitWidth>1</bitWidth>
  29010. </field>
  29011. <field>
  29012. <name>DEAT2</name>
  29013. <description>DEAT2</description>
  29014. <bitOffset>23</bitOffset>
  29015. <bitWidth>1</bitWidth>
  29016. </field>
  29017. <field>
  29018. <name>DEAT1</name>
  29019. <description>DEAT1</description>
  29020. <bitOffset>22</bitOffset>
  29021. <bitWidth>1</bitWidth>
  29022. </field>
  29023. <field>
  29024. <name>DEAT0</name>
  29025. <description>DEAT0</description>
  29026. <bitOffset>21</bitOffset>
  29027. <bitWidth>1</bitWidth>
  29028. </field>
  29029. <field>
  29030. <name>DEDT4</name>
  29031. <description>Driver Enable de-assertion time</description>
  29032. <bitOffset>20</bitOffset>
  29033. <bitWidth>1</bitWidth>
  29034. </field>
  29035. <field>
  29036. <name>DEDT3</name>
  29037. <description>DEDT3</description>
  29038. <bitOffset>19</bitOffset>
  29039. <bitWidth>1</bitWidth>
  29040. </field>
  29041. <field>
  29042. <name>DEDT2</name>
  29043. <description>DEDT2</description>
  29044. <bitOffset>18</bitOffset>
  29045. <bitWidth>1</bitWidth>
  29046. </field>
  29047. <field>
  29048. <name>DEDT1</name>
  29049. <description>DEDT1</description>
  29050. <bitOffset>17</bitOffset>
  29051. <bitWidth>1</bitWidth>
  29052. </field>
  29053. <field>
  29054. <name>DEDT0</name>
  29055. <description>DEDT0</description>
  29056. <bitOffset>16</bitOffset>
  29057. <bitWidth>1</bitWidth>
  29058. </field>
  29059. <field>
  29060. <name>OVER8</name>
  29061. <description>Oversampling mode</description>
  29062. <bitOffset>15</bitOffset>
  29063. <bitWidth>1</bitWidth>
  29064. </field>
  29065. <field>
  29066. <name>CMIE</name>
  29067. <description>Character match interrupt enable</description>
  29068. <bitOffset>14</bitOffset>
  29069. <bitWidth>1</bitWidth>
  29070. </field>
  29071. <field>
  29072. <name>MME</name>
  29073. <description>Mute mode enable</description>
  29074. <bitOffset>13</bitOffset>
  29075. <bitWidth>1</bitWidth>
  29076. </field>
  29077. <field>
  29078. <name>M0</name>
  29079. <description>Word length</description>
  29080. <bitOffset>12</bitOffset>
  29081. <bitWidth>1</bitWidth>
  29082. </field>
  29083. <field>
  29084. <name>WAKE</name>
  29085. <description>Receiver wakeup method</description>
  29086. <bitOffset>11</bitOffset>
  29087. <bitWidth>1</bitWidth>
  29088. </field>
  29089. <field>
  29090. <name>PCE</name>
  29091. <description>Parity control enable</description>
  29092. <bitOffset>10</bitOffset>
  29093. <bitWidth>1</bitWidth>
  29094. </field>
  29095. <field>
  29096. <name>PS</name>
  29097. <description>Parity selection</description>
  29098. <bitOffset>9</bitOffset>
  29099. <bitWidth>1</bitWidth>
  29100. </field>
  29101. <field>
  29102. <name>PEIE</name>
  29103. <description>PE interrupt enable</description>
  29104. <bitOffset>8</bitOffset>
  29105. <bitWidth>1</bitWidth>
  29106. </field>
  29107. <field>
  29108. <name>TXEIE</name>
  29109. <description>interrupt enable</description>
  29110. <bitOffset>7</bitOffset>
  29111. <bitWidth>1</bitWidth>
  29112. </field>
  29113. <field>
  29114. <name>TCIE</name>
  29115. <description>Transmission complete interrupt enable</description>
  29116. <bitOffset>6</bitOffset>
  29117. <bitWidth>1</bitWidth>
  29118. </field>
  29119. <field>
  29120. <name>RXNEIE</name>
  29121. <description>RXNE interrupt enable</description>
  29122. <bitOffset>5</bitOffset>
  29123. <bitWidth>1</bitWidth>
  29124. </field>
  29125. <field>
  29126. <name>IDLEIE</name>
  29127. <description>IDLE interrupt enable</description>
  29128. <bitOffset>4</bitOffset>
  29129. <bitWidth>1</bitWidth>
  29130. </field>
  29131. <field>
  29132. <name>TE</name>
  29133. <description>Transmitter enable</description>
  29134. <bitOffset>3</bitOffset>
  29135. <bitWidth>1</bitWidth>
  29136. </field>
  29137. <field>
  29138. <name>RE</name>
  29139. <description>Receiver enable</description>
  29140. <bitOffset>2</bitOffset>
  29141. <bitWidth>1</bitWidth>
  29142. </field>
  29143. <field>
  29144. <name>UESM</name>
  29145. <description>USART enable in Stop mode</description>
  29146. <bitOffset>1</bitOffset>
  29147. <bitWidth>1</bitWidth>
  29148. </field>
  29149. <field>
  29150. <name>UE</name>
  29151. <description>USART enable</description>
  29152. <bitOffset>0</bitOffset>
  29153. <bitWidth>1</bitWidth>
  29154. </field>
  29155. </fields>
  29156. </register>
  29157. <register>
  29158. <name>CR2</name>
  29159. <displayName>CR2</displayName>
  29160. <description>Control register 2</description>
  29161. <addressOffset>0x4</addressOffset>
  29162. <size>0x20</size>
  29163. <access>read-write</access>
  29164. <resetValue>0x0000</resetValue>
  29165. <fields>
  29166. <field>
  29167. <name>ADD4_7</name>
  29168. <description>Address of the USART node</description>
  29169. <bitOffset>28</bitOffset>
  29170. <bitWidth>4</bitWidth>
  29171. </field>
  29172. <field>
  29173. <name>ADD0_3</name>
  29174. <description>Address of the USART node</description>
  29175. <bitOffset>24</bitOffset>
  29176. <bitWidth>4</bitWidth>
  29177. </field>
  29178. <field>
  29179. <name>RTOEN</name>
  29180. <description>Receiver timeout enable</description>
  29181. <bitOffset>23</bitOffset>
  29182. <bitWidth>1</bitWidth>
  29183. </field>
  29184. <field>
  29185. <name>ABRMOD1</name>
  29186. <description>Auto baud rate mode</description>
  29187. <bitOffset>22</bitOffset>
  29188. <bitWidth>1</bitWidth>
  29189. </field>
  29190. <field>
  29191. <name>ABRMOD0</name>
  29192. <description>ABRMOD0</description>
  29193. <bitOffset>21</bitOffset>
  29194. <bitWidth>1</bitWidth>
  29195. </field>
  29196. <field>
  29197. <name>ABREN</name>
  29198. <description>Auto baud rate enable</description>
  29199. <bitOffset>20</bitOffset>
  29200. <bitWidth>1</bitWidth>
  29201. </field>
  29202. <field>
  29203. <name>MSBFIRST</name>
  29204. <description>Most significant bit first</description>
  29205. <bitOffset>19</bitOffset>
  29206. <bitWidth>1</bitWidth>
  29207. </field>
  29208. <field>
  29209. <name>TAINV</name>
  29210. <description>Binary data inversion</description>
  29211. <bitOffset>18</bitOffset>
  29212. <bitWidth>1</bitWidth>
  29213. </field>
  29214. <field>
  29215. <name>TXINV</name>
  29216. <description>TX pin active level inversion</description>
  29217. <bitOffset>17</bitOffset>
  29218. <bitWidth>1</bitWidth>
  29219. </field>
  29220. <field>
  29221. <name>RXINV</name>
  29222. <description>RX pin active level inversion</description>
  29223. <bitOffset>16</bitOffset>
  29224. <bitWidth>1</bitWidth>
  29225. </field>
  29226. <field>
  29227. <name>SWAP</name>
  29228. <description>Swap TX/RX pins</description>
  29229. <bitOffset>15</bitOffset>
  29230. <bitWidth>1</bitWidth>
  29231. </field>
  29232. <field>
  29233. <name>LINEN</name>
  29234. <description>LIN mode enable</description>
  29235. <bitOffset>14</bitOffset>
  29236. <bitWidth>1</bitWidth>
  29237. </field>
  29238. <field>
  29239. <name>STOP</name>
  29240. <description>STOP bits</description>
  29241. <bitOffset>12</bitOffset>
  29242. <bitWidth>2</bitWidth>
  29243. </field>
  29244. <field>
  29245. <name>CLKEN</name>
  29246. <description>Clock enable</description>
  29247. <bitOffset>11</bitOffset>
  29248. <bitWidth>1</bitWidth>
  29249. </field>
  29250. <field>
  29251. <name>CPOL</name>
  29252. <description>Clock polarity</description>
  29253. <bitOffset>10</bitOffset>
  29254. <bitWidth>1</bitWidth>
  29255. </field>
  29256. <field>
  29257. <name>CPHA</name>
  29258. <description>Clock phase</description>
  29259. <bitOffset>9</bitOffset>
  29260. <bitWidth>1</bitWidth>
  29261. </field>
  29262. <field>
  29263. <name>LBCL</name>
  29264. <description>Last bit clock pulse</description>
  29265. <bitOffset>8</bitOffset>
  29266. <bitWidth>1</bitWidth>
  29267. </field>
  29268. <field>
  29269. <name>LBDIE</name>
  29270. <description>LIN break detection interrupt enable</description>
  29271. <bitOffset>6</bitOffset>
  29272. <bitWidth>1</bitWidth>
  29273. </field>
  29274. <field>
  29275. <name>LBDL</name>
  29276. <description>LIN break detection length</description>
  29277. <bitOffset>5</bitOffset>
  29278. <bitWidth>1</bitWidth>
  29279. </field>
  29280. <field>
  29281. <name>ADDM7</name>
  29282. <description>7-bit Address Detection/4-bit Address Detection</description>
  29283. <bitOffset>4</bitOffset>
  29284. <bitWidth>1</bitWidth>
  29285. </field>
  29286. <field>
  29287. <name>DIS_NSS</name>
  29288. <description>When the DSI_NSS bit is set, the NSS pin input will be ignored</description>
  29289. <bitOffset>3</bitOffset>
  29290. <bitWidth>1</bitWidth>
  29291. </field>
  29292. <field>
  29293. <name>SLVEN</name>
  29294. <description>Synchronous Slave mode enable</description>
  29295. <bitOffset>0</bitOffset>
  29296. <bitWidth>1</bitWidth>
  29297. </field>
  29298. </fields>
  29299. </register>
  29300. <register>
  29301. <name>CR3</name>
  29302. <displayName>CR3</displayName>
  29303. <description>Control register 3</description>
  29304. <addressOffset>0x8</addressOffset>
  29305. <size>0x20</size>
  29306. <access>read-write</access>
  29307. <resetValue>0x0000</resetValue>
  29308. <fields>
  29309. <field>
  29310. <name>TXFTCFG</name>
  29311. <description>TXFIFO threshold configuration</description>
  29312. <bitOffset>29</bitOffset>
  29313. <bitWidth>3</bitWidth>
  29314. </field>
  29315. <field>
  29316. <name>RXFTIE</name>
  29317. <description>RXFIFO threshold interrupt enable</description>
  29318. <bitOffset>28</bitOffset>
  29319. <bitWidth>1</bitWidth>
  29320. </field>
  29321. <field>
  29322. <name>RXFTCFG</name>
  29323. <description>Receive FIFO threshold configuration</description>
  29324. <bitOffset>25</bitOffset>
  29325. <bitWidth>3</bitWidth>
  29326. </field>
  29327. <field>
  29328. <name>TCBGTIE</name>
  29329. <description>Tr Complete before guard time, interrupt enable</description>
  29330. <bitOffset>24</bitOffset>
  29331. <bitWidth>1</bitWidth>
  29332. </field>
  29333. <field>
  29334. <name>TXFTIE</name>
  29335. <description>threshold interrupt enable</description>
  29336. <bitOffset>23</bitOffset>
  29337. <bitWidth>1</bitWidth>
  29338. </field>
  29339. <field>
  29340. <name>WUFIE</name>
  29341. <description>Wakeup from Stop mode interrupt enable</description>
  29342. <bitOffset>22</bitOffset>
  29343. <bitWidth>1</bitWidth>
  29344. </field>
  29345. <field>
  29346. <name>WUS</name>
  29347. <description>Wakeup from Stop mode interrupt flag selection</description>
  29348. <bitOffset>20</bitOffset>
  29349. <bitWidth>2</bitWidth>
  29350. </field>
  29351. <field>
  29352. <name>SCARCNT</name>
  29353. <description>Smartcard auto-retry count</description>
  29354. <bitOffset>17</bitOffset>
  29355. <bitWidth>3</bitWidth>
  29356. </field>
  29357. <field>
  29358. <name>DEP</name>
  29359. <description>Driver enable polarity selection</description>
  29360. <bitOffset>15</bitOffset>
  29361. <bitWidth>1</bitWidth>
  29362. </field>
  29363. <field>
  29364. <name>DEM</name>
  29365. <description>Driver enable mode</description>
  29366. <bitOffset>14</bitOffset>
  29367. <bitWidth>1</bitWidth>
  29368. </field>
  29369. <field>
  29370. <name>DDRE</name>
  29371. <description>DMA Disable on Reception Error</description>
  29372. <bitOffset>13</bitOffset>
  29373. <bitWidth>1</bitWidth>
  29374. </field>
  29375. <field>
  29376. <name>OVRDIS</name>
  29377. <description>Overrun Disable</description>
  29378. <bitOffset>12</bitOffset>
  29379. <bitWidth>1</bitWidth>
  29380. </field>
  29381. <field>
  29382. <name>ONEBIT</name>
  29383. <description>One sample bit method enable</description>
  29384. <bitOffset>11</bitOffset>
  29385. <bitWidth>1</bitWidth>
  29386. </field>
  29387. <field>
  29388. <name>CTSIE</name>
  29389. <description>CTS interrupt enable</description>
  29390. <bitOffset>10</bitOffset>
  29391. <bitWidth>1</bitWidth>
  29392. </field>
  29393. <field>
  29394. <name>CTSE</name>
  29395. <description>CTS enable</description>
  29396. <bitOffset>9</bitOffset>
  29397. <bitWidth>1</bitWidth>
  29398. </field>
  29399. <field>
  29400. <name>RTSE</name>
  29401. <description>RTS enable</description>
  29402. <bitOffset>8</bitOffset>
  29403. <bitWidth>1</bitWidth>
  29404. </field>
  29405. <field>
  29406. <name>DMAT</name>
  29407. <description>DMA enable transmitter</description>
  29408. <bitOffset>7</bitOffset>
  29409. <bitWidth>1</bitWidth>
  29410. </field>
  29411. <field>
  29412. <name>DMAR</name>
  29413. <description>DMA enable receiver</description>
  29414. <bitOffset>6</bitOffset>
  29415. <bitWidth>1</bitWidth>
  29416. </field>
  29417. <field>
  29418. <name>SCEN</name>
  29419. <description>Smartcard mode enable</description>
  29420. <bitOffset>5</bitOffset>
  29421. <bitWidth>1</bitWidth>
  29422. </field>
  29423. <field>
  29424. <name>NACK</name>
  29425. <description>Smartcard NACK enable</description>
  29426. <bitOffset>4</bitOffset>
  29427. <bitWidth>1</bitWidth>
  29428. </field>
  29429. <field>
  29430. <name>HDSEL</name>
  29431. <description>Half-duplex selection</description>
  29432. <bitOffset>3</bitOffset>
  29433. <bitWidth>1</bitWidth>
  29434. </field>
  29435. <field>
  29436. <name>IRLP</name>
  29437. <description>Ir low-power</description>
  29438. <bitOffset>2</bitOffset>
  29439. <bitWidth>1</bitWidth>
  29440. </field>
  29441. <field>
  29442. <name>IREN</name>
  29443. <description>Ir mode enable</description>
  29444. <bitOffset>1</bitOffset>
  29445. <bitWidth>1</bitWidth>
  29446. </field>
  29447. <field>
  29448. <name>EIE</name>
  29449. <description>Error interrupt enable</description>
  29450. <bitOffset>0</bitOffset>
  29451. <bitWidth>1</bitWidth>
  29452. </field>
  29453. </fields>
  29454. </register>
  29455. <register>
  29456. <name>BRR</name>
  29457. <displayName>BRR</displayName>
  29458. <description>Baud rate register</description>
  29459. <addressOffset>0xC</addressOffset>
  29460. <size>0x20</size>
  29461. <access>read-write</access>
  29462. <resetValue>0x0000</resetValue>
  29463. <fields>
  29464. <field>
  29465. <name>BRR</name>
  29466. <description>BRR_4_15</description>
  29467. <bitOffset>0</bitOffset>
  29468. <bitWidth>16</bitWidth>
  29469. </field>
  29470. </fields>
  29471. </register>
  29472. <register>
  29473. <name>GTPR</name>
  29474. <displayName>GTPR</displayName>
  29475. <description>Guard time and prescaler register</description>
  29476. <addressOffset>0x10</addressOffset>
  29477. <size>0x20</size>
  29478. <access>read-write</access>
  29479. <resetValue>0x0000</resetValue>
  29480. <fields>
  29481. <field>
  29482. <name>GT</name>
  29483. <description>Guard time value</description>
  29484. <bitOffset>8</bitOffset>
  29485. <bitWidth>8</bitWidth>
  29486. </field>
  29487. <field>
  29488. <name>PSC</name>
  29489. <description>Prescaler value</description>
  29490. <bitOffset>0</bitOffset>
  29491. <bitWidth>8</bitWidth>
  29492. </field>
  29493. </fields>
  29494. </register>
  29495. <register>
  29496. <name>RTOR</name>
  29497. <displayName>RTOR</displayName>
  29498. <description>Receiver timeout register</description>
  29499. <addressOffset>0x14</addressOffset>
  29500. <size>0x20</size>
  29501. <access>read-write</access>
  29502. <resetValue>0x0000</resetValue>
  29503. <fields>
  29504. <field>
  29505. <name>BLEN</name>
  29506. <description>Block Length</description>
  29507. <bitOffset>24</bitOffset>
  29508. <bitWidth>8</bitWidth>
  29509. </field>
  29510. <field>
  29511. <name>RTO</name>
  29512. <description>Receiver timeout value</description>
  29513. <bitOffset>0</bitOffset>
  29514. <bitWidth>24</bitWidth>
  29515. </field>
  29516. </fields>
  29517. </register>
  29518. <register>
  29519. <name>RQR</name>
  29520. <displayName>RQR</displayName>
  29521. <description>Request register</description>
  29522. <addressOffset>0x18</addressOffset>
  29523. <size>0x20</size>
  29524. <access>write-only</access>
  29525. <resetValue>0x0000</resetValue>
  29526. <fields>
  29527. <field>
  29528. <name>TXFRQ</name>
  29529. <description>Transmit data flush request</description>
  29530. <bitOffset>4</bitOffset>
  29531. <bitWidth>1</bitWidth>
  29532. </field>
  29533. <field>
  29534. <name>RXFRQ</name>
  29535. <description>Receive data flush request</description>
  29536. <bitOffset>3</bitOffset>
  29537. <bitWidth>1</bitWidth>
  29538. </field>
  29539. <field>
  29540. <name>MMRQ</name>
  29541. <description>Mute mode request</description>
  29542. <bitOffset>2</bitOffset>
  29543. <bitWidth>1</bitWidth>
  29544. </field>
  29545. <field>
  29546. <name>SBKRQ</name>
  29547. <description>Send break request</description>
  29548. <bitOffset>1</bitOffset>
  29549. <bitWidth>1</bitWidth>
  29550. </field>
  29551. <field>
  29552. <name>ABRRQ</name>
  29553. <description>Auto baud rate request</description>
  29554. <bitOffset>0</bitOffset>
  29555. <bitWidth>1</bitWidth>
  29556. </field>
  29557. </fields>
  29558. </register>
  29559. <register>
  29560. <name>ISR</name>
  29561. <displayName>ISR</displayName>
  29562. <description>Interrupt &amp; status register</description>
  29563. <addressOffset>0x1C</addressOffset>
  29564. <size>0x20</size>
  29565. <access>read-only</access>
  29566. <resetValue>0x00C0</resetValue>
  29567. <fields>
  29568. <field>
  29569. <name>TXFT</name>
  29570. <description>TXFIFO threshold flag</description>
  29571. <bitOffset>27</bitOffset>
  29572. <bitWidth>1</bitWidth>
  29573. </field>
  29574. <field>
  29575. <name>RXFT</name>
  29576. <description>RXFIFO threshold flag</description>
  29577. <bitOffset>26</bitOffset>
  29578. <bitWidth>1</bitWidth>
  29579. </field>
  29580. <field>
  29581. <name>TCBGT</name>
  29582. <description>Transmission complete before guard time flag</description>
  29583. <bitOffset>25</bitOffset>
  29584. <bitWidth>1</bitWidth>
  29585. </field>
  29586. <field>
  29587. <name>RXFF</name>
  29588. <description>RXFIFO Full</description>
  29589. <bitOffset>24</bitOffset>
  29590. <bitWidth>1</bitWidth>
  29591. </field>
  29592. <field>
  29593. <name>TXFE</name>
  29594. <description>TXFIFO Empty</description>
  29595. <bitOffset>23</bitOffset>
  29596. <bitWidth>1</bitWidth>
  29597. </field>
  29598. <field>
  29599. <name>REACK</name>
  29600. <description>REACK</description>
  29601. <bitOffset>22</bitOffset>
  29602. <bitWidth>1</bitWidth>
  29603. </field>
  29604. <field>
  29605. <name>TEACK</name>
  29606. <description>TEACK</description>
  29607. <bitOffset>21</bitOffset>
  29608. <bitWidth>1</bitWidth>
  29609. </field>
  29610. <field>
  29611. <name>WUF</name>
  29612. <description>WUF</description>
  29613. <bitOffset>20</bitOffset>
  29614. <bitWidth>1</bitWidth>
  29615. </field>
  29616. <field>
  29617. <name>RWU</name>
  29618. <description>RWU</description>
  29619. <bitOffset>19</bitOffset>
  29620. <bitWidth>1</bitWidth>
  29621. </field>
  29622. <field>
  29623. <name>SBKF</name>
  29624. <description>SBKF</description>
  29625. <bitOffset>18</bitOffset>
  29626. <bitWidth>1</bitWidth>
  29627. </field>
  29628. <field>
  29629. <name>CMF</name>
  29630. <description>CMF</description>
  29631. <bitOffset>17</bitOffset>
  29632. <bitWidth>1</bitWidth>
  29633. </field>
  29634. <field>
  29635. <name>BUSY</name>
  29636. <description>BUSY</description>
  29637. <bitOffset>16</bitOffset>
  29638. <bitWidth>1</bitWidth>
  29639. </field>
  29640. <field>
  29641. <name>ABRF</name>
  29642. <description>ABRF</description>
  29643. <bitOffset>15</bitOffset>
  29644. <bitWidth>1</bitWidth>
  29645. </field>
  29646. <field>
  29647. <name>ABRE</name>
  29648. <description>ABRE</description>
  29649. <bitOffset>14</bitOffset>
  29650. <bitWidth>1</bitWidth>
  29651. </field>
  29652. <field>
  29653. <name>UDR</name>
  29654. <description>SPI slave underrun error flag</description>
  29655. <bitOffset>13</bitOffset>
  29656. <bitWidth>1</bitWidth>
  29657. </field>
  29658. <field>
  29659. <name>EOBF</name>
  29660. <description>EOBF</description>
  29661. <bitOffset>12</bitOffset>
  29662. <bitWidth>1</bitWidth>
  29663. </field>
  29664. <field>
  29665. <name>RTOF</name>
  29666. <description>RTOF</description>
  29667. <bitOffset>11</bitOffset>
  29668. <bitWidth>1</bitWidth>
  29669. </field>
  29670. <field>
  29671. <name>CTS</name>
  29672. <description>CTS</description>
  29673. <bitOffset>10</bitOffset>
  29674. <bitWidth>1</bitWidth>
  29675. </field>
  29676. <field>
  29677. <name>CTSIF</name>
  29678. <description>CTSIF</description>
  29679. <bitOffset>9</bitOffset>
  29680. <bitWidth>1</bitWidth>
  29681. </field>
  29682. <field>
  29683. <name>LBDF</name>
  29684. <description>LBDF</description>
  29685. <bitOffset>8</bitOffset>
  29686. <bitWidth>1</bitWidth>
  29687. </field>
  29688. <field>
  29689. <name>TXE</name>
  29690. <description>TXE</description>
  29691. <bitOffset>7</bitOffset>
  29692. <bitWidth>1</bitWidth>
  29693. </field>
  29694. <field>
  29695. <name>TC</name>
  29696. <description>TC</description>
  29697. <bitOffset>6</bitOffset>
  29698. <bitWidth>1</bitWidth>
  29699. </field>
  29700. <field>
  29701. <name>RXNE</name>
  29702. <description>RXNE</description>
  29703. <bitOffset>5</bitOffset>
  29704. <bitWidth>1</bitWidth>
  29705. </field>
  29706. <field>
  29707. <name>IDLE</name>
  29708. <description>IDLE</description>
  29709. <bitOffset>4</bitOffset>
  29710. <bitWidth>1</bitWidth>
  29711. </field>
  29712. <field>
  29713. <name>ORE</name>
  29714. <description>ORE</description>
  29715. <bitOffset>3</bitOffset>
  29716. <bitWidth>1</bitWidth>
  29717. </field>
  29718. <field>
  29719. <name>NF</name>
  29720. <description>NF</description>
  29721. <bitOffset>2</bitOffset>
  29722. <bitWidth>1</bitWidth>
  29723. </field>
  29724. <field>
  29725. <name>FE</name>
  29726. <description>FE</description>
  29727. <bitOffset>1</bitOffset>
  29728. <bitWidth>1</bitWidth>
  29729. </field>
  29730. <field>
  29731. <name>PE</name>
  29732. <description>PE</description>
  29733. <bitOffset>0</bitOffset>
  29734. <bitWidth>1</bitWidth>
  29735. </field>
  29736. </fields>
  29737. </register>
  29738. <register>
  29739. <name>ICR</name>
  29740. <displayName>ICR</displayName>
  29741. <description>Interrupt flag clear register</description>
  29742. <addressOffset>0x20</addressOffset>
  29743. <size>0x20</size>
  29744. <access>write-only</access>
  29745. <resetValue>0x0000</resetValue>
  29746. <fields>
  29747. <field>
  29748. <name>WUCF</name>
  29749. <description>Wakeup from Stop mode clear flag</description>
  29750. <bitOffset>20</bitOffset>
  29751. <bitWidth>1</bitWidth>
  29752. </field>
  29753. <field>
  29754. <name>CMCF</name>
  29755. <description>Character match clear flag</description>
  29756. <bitOffset>17</bitOffset>
  29757. <bitWidth>1</bitWidth>
  29758. </field>
  29759. <field>
  29760. <name>UDRCF</name>
  29761. <description>SPI slave underrun clear flag</description>
  29762. <bitOffset>13</bitOffset>
  29763. <bitWidth>1</bitWidth>
  29764. </field>
  29765. <field>
  29766. <name>EOBCF</name>
  29767. <description>End of block clear flag</description>
  29768. <bitOffset>12</bitOffset>
  29769. <bitWidth>1</bitWidth>
  29770. </field>
  29771. <field>
  29772. <name>RTOCF</name>
  29773. <description>Receiver timeout clear flag</description>
  29774. <bitOffset>11</bitOffset>
  29775. <bitWidth>1</bitWidth>
  29776. </field>
  29777. <field>
  29778. <name>CTSCF</name>
  29779. <description>CTS clear flag</description>
  29780. <bitOffset>9</bitOffset>
  29781. <bitWidth>1</bitWidth>
  29782. </field>
  29783. <field>
  29784. <name>LBDCF</name>
  29785. <description>LIN break detection clear flag</description>
  29786. <bitOffset>8</bitOffset>
  29787. <bitWidth>1</bitWidth>
  29788. </field>
  29789. <field>
  29790. <name>TCBGTCF</name>
  29791. <description>Transmission complete before Guard time clear flag</description>
  29792. <bitOffset>7</bitOffset>
  29793. <bitWidth>1</bitWidth>
  29794. </field>
  29795. <field>
  29796. <name>TCCF</name>
  29797. <description>Transmission complete clear flag</description>
  29798. <bitOffset>6</bitOffset>
  29799. <bitWidth>1</bitWidth>
  29800. </field>
  29801. <field>
  29802. <name>TXFECF</name>
  29803. <description>TXFIFO empty clear flag</description>
  29804. <bitOffset>5</bitOffset>
  29805. <bitWidth>1</bitWidth>
  29806. </field>
  29807. <field>
  29808. <name>IDLECF</name>
  29809. <description>Idle line detected clear flag</description>
  29810. <bitOffset>4</bitOffset>
  29811. <bitWidth>1</bitWidth>
  29812. </field>
  29813. <field>
  29814. <name>ORECF</name>
  29815. <description>Overrun error clear flag</description>
  29816. <bitOffset>3</bitOffset>
  29817. <bitWidth>1</bitWidth>
  29818. </field>
  29819. <field>
  29820. <name>NCF</name>
  29821. <description>Noise detected clear flag</description>
  29822. <bitOffset>2</bitOffset>
  29823. <bitWidth>1</bitWidth>
  29824. </field>
  29825. <field>
  29826. <name>FECF</name>
  29827. <description>Framing error clear flag</description>
  29828. <bitOffset>1</bitOffset>
  29829. <bitWidth>1</bitWidth>
  29830. </field>
  29831. <field>
  29832. <name>PECF</name>
  29833. <description>Parity error clear flag</description>
  29834. <bitOffset>0</bitOffset>
  29835. <bitWidth>1</bitWidth>
  29836. </field>
  29837. </fields>
  29838. </register>
  29839. <register>
  29840. <name>RDR</name>
  29841. <displayName>RDR</displayName>
  29842. <description>Receive data register</description>
  29843. <addressOffset>0x24</addressOffset>
  29844. <size>0x20</size>
  29845. <access>read-only</access>
  29846. <resetValue>0x0000</resetValue>
  29847. <fields>
  29848. <field>
  29849. <name>RDR</name>
  29850. <description>Receive data value</description>
  29851. <bitOffset>0</bitOffset>
  29852. <bitWidth>9</bitWidth>
  29853. </field>
  29854. </fields>
  29855. </register>
  29856. <register>
  29857. <name>TDR</name>
  29858. <displayName>TDR</displayName>
  29859. <description>Transmit data register</description>
  29860. <addressOffset>0x28</addressOffset>
  29861. <size>0x20</size>
  29862. <access>read-write</access>
  29863. <resetValue>0x0000</resetValue>
  29864. <fields>
  29865. <field>
  29866. <name>TDR</name>
  29867. <description>Transmit data value</description>
  29868. <bitOffset>0</bitOffset>
  29869. <bitWidth>9</bitWidth>
  29870. </field>
  29871. </fields>
  29872. </register>
  29873. <register>
  29874. <name>PRESC</name>
  29875. <displayName>PRESC</displayName>
  29876. <description>Prescaler register</description>
  29877. <addressOffset>0x2C</addressOffset>
  29878. <size>0x20</size>
  29879. <access>read-write</access>
  29880. <resetValue>0x0000</resetValue>
  29881. <fields>
  29882. <field>
  29883. <name>PRESCALER</name>
  29884. <description>Clock prescaler</description>
  29885. <bitOffset>0</bitOffset>
  29886. <bitWidth>4</bitWidth>
  29887. </field>
  29888. </fields>
  29889. </register>
  29890. </registers>
  29891. </peripheral>
  29892. <peripheral derivedFrom="USART1">
  29893. <name>LPUART1</name>
  29894. <baseAddress>0x40008000</baseAddress>
  29895. <interrupt>
  29896. <name>LPUART1</name>
  29897. <description>LPUART1 global interrupt</description>
  29898. <value>37</value>
  29899. </interrupt>
  29900. </peripheral>
  29901. <peripheral>
  29902. <name>SPI1</name>
  29903. <description>Serial peripheral interface/Inter-IC sound</description>
  29904. <groupName>SPI</groupName>
  29905. <baseAddress>0x40013000</baseAddress>
  29906. <addressBlock>
  29907. <offset>0x0</offset>
  29908. <size>0x400</size>
  29909. <usage>registers</usage>
  29910. </addressBlock>
  29911. <interrupt>
  29912. <name>SPI1</name>
  29913. <description>SPI 1 global interrupt</description>
  29914. <value>34</value>
  29915. </interrupt>
  29916. <registers>
  29917. <register>
  29918. <name>CR1</name>
  29919. <displayName>CR1</displayName>
  29920. <description>control register 1</description>
  29921. <addressOffset>0x0</addressOffset>
  29922. <size>0x20</size>
  29923. <access>read-write</access>
  29924. <resetValue>0x00000000</resetValue>
  29925. <fields>
  29926. <field>
  29927. <name>BIDIMODE</name>
  29928. <description>Bidirectional data mode enable</description>
  29929. <bitOffset>15</bitOffset>
  29930. <bitWidth>1</bitWidth>
  29931. </field>
  29932. <field>
  29933. <name>BIDIOE</name>
  29934. <description>Output enable in bidirectional mode</description>
  29935. <bitOffset>14</bitOffset>
  29936. <bitWidth>1</bitWidth>
  29937. </field>
  29938. <field>
  29939. <name>CRCEN</name>
  29940. <description>Hardware CRC calculation enable</description>
  29941. <bitOffset>13</bitOffset>
  29942. <bitWidth>1</bitWidth>
  29943. </field>
  29944. <field>
  29945. <name>CRCNEXT</name>
  29946. <description>CRC transfer next</description>
  29947. <bitOffset>12</bitOffset>
  29948. <bitWidth>1</bitWidth>
  29949. </field>
  29950. <field>
  29951. <name>DFF</name>
  29952. <description>Data frame format</description>
  29953. <bitOffset>11</bitOffset>
  29954. <bitWidth>1</bitWidth>
  29955. </field>
  29956. <field>
  29957. <name>RXONLY</name>
  29958. <description>Receive only</description>
  29959. <bitOffset>10</bitOffset>
  29960. <bitWidth>1</bitWidth>
  29961. </field>
  29962. <field>
  29963. <name>SSM</name>
  29964. <description>Software slave management</description>
  29965. <bitOffset>9</bitOffset>
  29966. <bitWidth>1</bitWidth>
  29967. </field>
  29968. <field>
  29969. <name>SSI</name>
  29970. <description>Internal slave select</description>
  29971. <bitOffset>8</bitOffset>
  29972. <bitWidth>1</bitWidth>
  29973. </field>
  29974. <field>
  29975. <name>LSBFIRST</name>
  29976. <description>Frame format</description>
  29977. <bitOffset>7</bitOffset>
  29978. <bitWidth>1</bitWidth>
  29979. </field>
  29980. <field>
  29981. <name>SPE</name>
  29982. <description>SPI enable</description>
  29983. <bitOffset>6</bitOffset>
  29984. <bitWidth>1</bitWidth>
  29985. </field>
  29986. <field>
  29987. <name>BR</name>
  29988. <description>Baud rate control</description>
  29989. <bitOffset>3</bitOffset>
  29990. <bitWidth>3</bitWidth>
  29991. </field>
  29992. <field>
  29993. <name>MSTR</name>
  29994. <description>Master selection</description>
  29995. <bitOffset>2</bitOffset>
  29996. <bitWidth>1</bitWidth>
  29997. </field>
  29998. <field>
  29999. <name>CPOL</name>
  30000. <description>Clock polarity</description>
  30001. <bitOffset>1</bitOffset>
  30002. <bitWidth>1</bitWidth>
  30003. </field>
  30004. <field>
  30005. <name>CPHA</name>
  30006. <description>Clock phase</description>
  30007. <bitOffset>0</bitOffset>
  30008. <bitWidth>1</bitWidth>
  30009. </field>
  30010. </fields>
  30011. </register>
  30012. <register>
  30013. <name>CR2</name>
  30014. <displayName>CR2</displayName>
  30015. <description>control register 2</description>
  30016. <addressOffset>0x4</addressOffset>
  30017. <size>0x20</size>
  30018. <access>read-write</access>
  30019. <resetValue>0x00000700</resetValue>
  30020. <fields>
  30021. <field>
  30022. <name>RXDMAEN</name>
  30023. <description>Rx buffer DMA enable</description>
  30024. <bitOffset>0</bitOffset>
  30025. <bitWidth>1</bitWidth>
  30026. </field>
  30027. <field>
  30028. <name>TXDMAEN</name>
  30029. <description>Tx buffer DMA enable</description>
  30030. <bitOffset>1</bitOffset>
  30031. <bitWidth>1</bitWidth>
  30032. </field>
  30033. <field>
  30034. <name>SSOE</name>
  30035. <description>SS output enable</description>
  30036. <bitOffset>2</bitOffset>
  30037. <bitWidth>1</bitWidth>
  30038. </field>
  30039. <field>
  30040. <name>NSSP</name>
  30041. <description>NSS pulse management</description>
  30042. <bitOffset>3</bitOffset>
  30043. <bitWidth>1</bitWidth>
  30044. </field>
  30045. <field>
  30046. <name>FRF</name>
  30047. <description>Frame format</description>
  30048. <bitOffset>4</bitOffset>
  30049. <bitWidth>1</bitWidth>
  30050. </field>
  30051. <field>
  30052. <name>ERRIE</name>
  30053. <description>Error interrupt enable</description>
  30054. <bitOffset>5</bitOffset>
  30055. <bitWidth>1</bitWidth>
  30056. </field>
  30057. <field>
  30058. <name>RXNEIE</name>
  30059. <description>RX buffer not empty interrupt enable</description>
  30060. <bitOffset>6</bitOffset>
  30061. <bitWidth>1</bitWidth>
  30062. </field>
  30063. <field>
  30064. <name>TXEIE</name>
  30065. <description>Tx buffer empty interrupt enable</description>
  30066. <bitOffset>7</bitOffset>
  30067. <bitWidth>1</bitWidth>
  30068. </field>
  30069. <field>
  30070. <name>DS</name>
  30071. <description>Data size</description>
  30072. <bitOffset>8</bitOffset>
  30073. <bitWidth>4</bitWidth>
  30074. </field>
  30075. <field>
  30076. <name>FRXTH</name>
  30077. <description>FIFO reception threshold</description>
  30078. <bitOffset>12</bitOffset>
  30079. <bitWidth>1</bitWidth>
  30080. </field>
  30081. <field>
  30082. <name>LDMA_RX</name>
  30083. <description>Last DMA transfer for reception</description>
  30084. <bitOffset>13</bitOffset>
  30085. <bitWidth>1</bitWidth>
  30086. </field>
  30087. <field>
  30088. <name>LDMA_TX</name>
  30089. <description>Last DMA transfer for transmission</description>
  30090. <bitOffset>14</bitOffset>
  30091. <bitWidth>1</bitWidth>
  30092. </field>
  30093. </fields>
  30094. </register>
  30095. <register>
  30096. <name>SR</name>
  30097. <displayName>SR</displayName>
  30098. <description>status register</description>
  30099. <addressOffset>0x8</addressOffset>
  30100. <size>0x20</size>
  30101. <resetValue>0x00000002</resetValue>
  30102. <fields>
  30103. <field>
  30104. <name>RXNE</name>
  30105. <description>Receive buffer not empty</description>
  30106. <bitOffset>0</bitOffset>
  30107. <bitWidth>1</bitWidth>
  30108. <access>read-only</access>
  30109. </field>
  30110. <field>
  30111. <name>TXE</name>
  30112. <description>Transmit buffer empty</description>
  30113. <bitOffset>1</bitOffset>
  30114. <bitWidth>1</bitWidth>
  30115. <access>read-only</access>
  30116. </field>
  30117. <field>
  30118. <name>CRCERR</name>
  30119. <description>CRC error flag</description>
  30120. <bitOffset>4</bitOffset>
  30121. <bitWidth>1</bitWidth>
  30122. <access>read-write</access>
  30123. </field>
  30124. <field>
  30125. <name>MODF</name>
  30126. <description>Mode fault</description>
  30127. <bitOffset>5</bitOffset>
  30128. <bitWidth>1</bitWidth>
  30129. <access>read-only</access>
  30130. </field>
  30131. <field>
  30132. <name>OVR</name>
  30133. <description>Overrun flag</description>
  30134. <bitOffset>6</bitOffset>
  30135. <bitWidth>1</bitWidth>
  30136. <access>read-only</access>
  30137. </field>
  30138. <field>
  30139. <name>BSY</name>
  30140. <description>Busy flag</description>
  30141. <bitOffset>7</bitOffset>
  30142. <bitWidth>1</bitWidth>
  30143. <access>read-only</access>
  30144. </field>
  30145. <field>
  30146. <name>TIFRFE</name>
  30147. <description>TI frame format error</description>
  30148. <bitOffset>8</bitOffset>
  30149. <bitWidth>1</bitWidth>
  30150. <access>read-only</access>
  30151. </field>
  30152. <field>
  30153. <name>FRLVL</name>
  30154. <description>FIFO reception level</description>
  30155. <bitOffset>9</bitOffset>
  30156. <bitWidth>2</bitWidth>
  30157. <access>read-only</access>
  30158. </field>
  30159. <field>
  30160. <name>FTLVL</name>
  30161. <description>FIFO transmission level</description>
  30162. <bitOffset>11</bitOffset>
  30163. <bitWidth>2</bitWidth>
  30164. <access>read-only</access>
  30165. </field>
  30166. </fields>
  30167. </register>
  30168. <register>
  30169. <name>DR</name>
  30170. <displayName>DR</displayName>
  30171. <description>data register</description>
  30172. <addressOffset>0xC</addressOffset>
  30173. <size>0x20</size>
  30174. <access>read-write</access>
  30175. <resetValue>0x00000000</resetValue>
  30176. <fields>
  30177. <field>
  30178. <name>DR</name>
  30179. <description>Data register</description>
  30180. <bitOffset>0</bitOffset>
  30181. <bitWidth>16</bitWidth>
  30182. </field>
  30183. </fields>
  30184. </register>
  30185. <register>
  30186. <name>CRCPR</name>
  30187. <displayName>CRCPR</displayName>
  30188. <description>CRC polynomial register</description>
  30189. <addressOffset>0x10</addressOffset>
  30190. <size>0x20</size>
  30191. <access>read-write</access>
  30192. <resetValue>0x00000007</resetValue>
  30193. <fields>
  30194. <field>
  30195. <name>CRCPOLY</name>
  30196. <description>CRC polynomial register</description>
  30197. <bitOffset>0</bitOffset>
  30198. <bitWidth>16</bitWidth>
  30199. </field>
  30200. </fields>
  30201. </register>
  30202. <register>
  30203. <name>RXCRCR</name>
  30204. <displayName>RXCRCR</displayName>
  30205. <description>RX CRC register</description>
  30206. <addressOffset>0x14</addressOffset>
  30207. <size>0x20</size>
  30208. <access>read-only</access>
  30209. <resetValue>0x00000000</resetValue>
  30210. <fields>
  30211. <field>
  30212. <name>RxCRC</name>
  30213. <description>Rx CRC register</description>
  30214. <bitOffset>0</bitOffset>
  30215. <bitWidth>16</bitWidth>
  30216. </field>
  30217. </fields>
  30218. </register>
  30219. <register>
  30220. <name>TXCRCR</name>
  30221. <displayName>TXCRCR</displayName>
  30222. <description>TX CRC register</description>
  30223. <addressOffset>0x18</addressOffset>
  30224. <size>0x20</size>
  30225. <access>read-only</access>
  30226. <resetValue>0x00000000</resetValue>
  30227. <fields>
  30228. <field>
  30229. <name>TxCRC</name>
  30230. <description>Tx CRC register</description>
  30231. <bitOffset>0</bitOffset>
  30232. <bitWidth>16</bitWidth>
  30233. </field>
  30234. </fields>
  30235. </register>
  30236. </registers>
  30237. </peripheral>
  30238. <peripheral derivedFrom="SPI1">
  30239. <name>SPI2</name>
  30240. <baseAddress>0x40003800</baseAddress>
  30241. <interrupt>
  30242. <name>SPI2</name>
  30243. <description>SPI1 global interrupt</description>
  30244. <value>35</value>
  30245. </interrupt>
  30246. </peripheral>
  30247. <peripheral>
  30248. <name>RTC</name>
  30249. <description>Real-time clock</description>
  30250. <groupName>RTC</groupName>
  30251. <baseAddress>0x40002800</baseAddress>
  30252. <addressBlock>
  30253. <offset>0x0</offset>
  30254. <size>0x400</size>
  30255. <usage>registers</usage>
  30256. </addressBlock>
  30257. <interrupt>
  30258. <name>RTC_TAMP</name>
  30259. <description>RTC/TAMP/CSS on LSE through EXTI line 19 interrupt</description>
  30260. <value>2</value>
  30261. </interrupt>
  30262. <interrupt>
  30263. <name>RTC_WKUP</name>
  30264. <description>RTC wakeup interrupt through EXTI[19]</description>
  30265. <value>3</value>
  30266. </interrupt>
  30267. <interrupt>
  30268. <name>RTC_ALARM</name>
  30269. <description>RTC Alarms (A and B) interrupt through
  30270. AIEC</description>
  30271. <value>41</value>
  30272. </interrupt>
  30273. <registers>
  30274. <register>
  30275. <name>TR</name>
  30276. <displayName>TR</displayName>
  30277. <description>time register</description>
  30278. <addressOffset>0x0</addressOffset>
  30279. <size>0x20</size>
  30280. <access>read-write</access>
  30281. <resetValue>0x00000000</resetValue>
  30282. <fields>
  30283. <field>
  30284. <name>PM</name>
  30285. <description>AM/PM notation</description>
  30286. <bitOffset>22</bitOffset>
  30287. <bitWidth>1</bitWidth>
  30288. </field>
  30289. <field>
  30290. <name>HT</name>
  30291. <description>Hour tens in BCD format</description>
  30292. <bitOffset>20</bitOffset>
  30293. <bitWidth>2</bitWidth>
  30294. </field>
  30295. <field>
  30296. <name>HU</name>
  30297. <description>Hour units in BCD format</description>
  30298. <bitOffset>16</bitOffset>
  30299. <bitWidth>4</bitWidth>
  30300. </field>
  30301. <field>
  30302. <name>MNT</name>
  30303. <description>Minute tens in BCD format</description>
  30304. <bitOffset>12</bitOffset>
  30305. <bitWidth>3</bitWidth>
  30306. </field>
  30307. <field>
  30308. <name>MNU</name>
  30309. <description>Minute units in BCD format</description>
  30310. <bitOffset>8</bitOffset>
  30311. <bitWidth>4</bitWidth>
  30312. </field>
  30313. <field>
  30314. <name>ST</name>
  30315. <description>Second tens in BCD format</description>
  30316. <bitOffset>4</bitOffset>
  30317. <bitWidth>3</bitWidth>
  30318. </field>
  30319. <field>
  30320. <name>SU</name>
  30321. <description>Second units in BCD format</description>
  30322. <bitOffset>0</bitOffset>
  30323. <bitWidth>4</bitWidth>
  30324. </field>
  30325. </fields>
  30326. </register>
  30327. <register>
  30328. <name>DR</name>
  30329. <displayName>DR</displayName>
  30330. <description>date register</description>
  30331. <addressOffset>0x4</addressOffset>
  30332. <size>0x20</size>
  30333. <access>read-write</access>
  30334. <resetValue>0x00002101</resetValue>
  30335. <fields>
  30336. <field>
  30337. <name>YT</name>
  30338. <description>Year tens in BCD format</description>
  30339. <bitOffset>20</bitOffset>
  30340. <bitWidth>4</bitWidth>
  30341. </field>
  30342. <field>
  30343. <name>YU</name>
  30344. <description>Year units in BCD format</description>
  30345. <bitOffset>16</bitOffset>
  30346. <bitWidth>4</bitWidth>
  30347. </field>
  30348. <field>
  30349. <name>WDU</name>
  30350. <description>Week day units</description>
  30351. <bitOffset>13</bitOffset>
  30352. <bitWidth>3</bitWidth>
  30353. </field>
  30354. <field>
  30355. <name>MT</name>
  30356. <description>Month tens in BCD format</description>
  30357. <bitOffset>12</bitOffset>
  30358. <bitWidth>1</bitWidth>
  30359. </field>
  30360. <field>
  30361. <name>MU</name>
  30362. <description>Month units in BCD format</description>
  30363. <bitOffset>8</bitOffset>
  30364. <bitWidth>4</bitWidth>
  30365. </field>
  30366. <field>
  30367. <name>DT</name>
  30368. <description>Date tens in BCD format</description>
  30369. <bitOffset>4</bitOffset>
  30370. <bitWidth>2</bitWidth>
  30371. </field>
  30372. <field>
  30373. <name>DU</name>
  30374. <description>Date units in BCD format</description>
  30375. <bitOffset>0</bitOffset>
  30376. <bitWidth>4</bitWidth>
  30377. </field>
  30378. </fields>
  30379. </register>
  30380. <register>
  30381. <name>CR</name>
  30382. <displayName>CR</displayName>
  30383. <description>control register</description>
  30384. <addressOffset>0x8</addressOffset>
  30385. <size>0x20</size>
  30386. <access>read-write</access>
  30387. <resetValue>0x00000000</resetValue>
  30388. <fields>
  30389. <field>
  30390. <name>WCKSEL</name>
  30391. <description>Wakeup clock selection</description>
  30392. <bitOffset>0</bitOffset>
  30393. <bitWidth>3</bitWidth>
  30394. </field>
  30395. <field>
  30396. <name>TSEDGE</name>
  30397. <description>Time-stamp event active edge</description>
  30398. <bitOffset>3</bitOffset>
  30399. <bitWidth>1</bitWidth>
  30400. </field>
  30401. <field>
  30402. <name>REFCKON</name>
  30403. <description>Reference clock detection enable (50 or 60 Hz)</description>
  30404. <bitOffset>4</bitOffset>
  30405. <bitWidth>1</bitWidth>
  30406. </field>
  30407. <field>
  30408. <name>BYPSHAD</name>
  30409. <description>Bypass the shadow registers</description>
  30410. <bitOffset>5</bitOffset>
  30411. <bitWidth>1</bitWidth>
  30412. </field>
  30413. <field>
  30414. <name>FMT</name>
  30415. <description>Hour format</description>
  30416. <bitOffset>6</bitOffset>
  30417. <bitWidth>1</bitWidth>
  30418. </field>
  30419. <field>
  30420. <name>ALRAE</name>
  30421. <description>Alarm A enable</description>
  30422. <bitOffset>8</bitOffset>
  30423. <bitWidth>1</bitWidth>
  30424. </field>
  30425. <field>
  30426. <name>ALRBE</name>
  30427. <description>Alarm B enable</description>
  30428. <bitOffset>9</bitOffset>
  30429. <bitWidth>1</bitWidth>
  30430. </field>
  30431. <field>
  30432. <name>WUTE</name>
  30433. <description>Wakeup timer enable</description>
  30434. <bitOffset>10</bitOffset>
  30435. <bitWidth>1</bitWidth>
  30436. </field>
  30437. <field>
  30438. <name>TSE</name>
  30439. <description>Time stamp enable</description>
  30440. <bitOffset>11</bitOffset>
  30441. <bitWidth>1</bitWidth>
  30442. </field>
  30443. <field>
  30444. <name>ALRAIE</name>
  30445. <description>Alarm A interrupt enable</description>
  30446. <bitOffset>12</bitOffset>
  30447. <bitWidth>1</bitWidth>
  30448. </field>
  30449. <field>
  30450. <name>ALRBIE</name>
  30451. <description>Alarm B interrupt enable</description>
  30452. <bitOffset>13</bitOffset>
  30453. <bitWidth>1</bitWidth>
  30454. </field>
  30455. <field>
  30456. <name>WUTIE</name>
  30457. <description>Wakeup timer interrupt enable</description>
  30458. <bitOffset>14</bitOffset>
  30459. <bitWidth>1</bitWidth>
  30460. </field>
  30461. <field>
  30462. <name>TSIE</name>
  30463. <description>Time-stamp interrupt enable</description>
  30464. <bitOffset>15</bitOffset>
  30465. <bitWidth>1</bitWidth>
  30466. </field>
  30467. <field>
  30468. <name>ADD1H</name>
  30469. <description>Add 1 hour (summer time change)</description>
  30470. <bitOffset>16</bitOffset>
  30471. <bitWidth>1</bitWidth>
  30472. </field>
  30473. <field>
  30474. <name>SUB1H</name>
  30475. <description>Subtract 1 hour (winter time change)</description>
  30476. <bitOffset>17</bitOffset>
  30477. <bitWidth>1</bitWidth>
  30478. </field>
  30479. <field>
  30480. <name>BKP</name>
  30481. <description>Backup</description>
  30482. <bitOffset>18</bitOffset>
  30483. <bitWidth>1</bitWidth>
  30484. </field>
  30485. <field>
  30486. <name>COSEL</name>
  30487. <description>Calibration output selection</description>
  30488. <bitOffset>19</bitOffset>
  30489. <bitWidth>1</bitWidth>
  30490. </field>
  30491. <field>
  30492. <name>POL</name>
  30493. <description>Output polarity</description>
  30494. <bitOffset>20</bitOffset>
  30495. <bitWidth>1</bitWidth>
  30496. </field>
  30497. <field>
  30498. <name>OSEL</name>
  30499. <description>Output selection</description>
  30500. <bitOffset>21</bitOffset>
  30501. <bitWidth>2</bitWidth>
  30502. </field>
  30503. <field>
  30504. <name>COE</name>
  30505. <description>Calibration output enable</description>
  30506. <bitOffset>23</bitOffset>
  30507. <bitWidth>1</bitWidth>
  30508. </field>
  30509. <field>
  30510. <name>ITSE</name>
  30511. <description>timestamp on internal event enable</description>
  30512. <bitOffset>24</bitOffset>
  30513. <bitWidth>1</bitWidth>
  30514. </field>
  30515. </fields>
  30516. </register>
  30517. <register>
  30518. <name>ISR</name>
  30519. <displayName>ISR</displayName>
  30520. <description>initialization and status register</description>
  30521. <addressOffset>0xC</addressOffset>
  30522. <size>0x20</size>
  30523. <resetValue>0x00000007</resetValue>
  30524. <fields>
  30525. <field>
  30526. <name>ALRAWF</name>
  30527. <description>Alarm A write flag</description>
  30528. <bitOffset>0</bitOffset>
  30529. <bitWidth>1</bitWidth>
  30530. <access>read-only</access>
  30531. </field>
  30532. <field>
  30533. <name>ALRBWF</name>
  30534. <description>Alarm B write flag</description>
  30535. <bitOffset>1</bitOffset>
  30536. <bitWidth>1</bitWidth>
  30537. <access>read-only</access>
  30538. </field>
  30539. <field>
  30540. <name>WUTWF</name>
  30541. <description>Wakeup timer write flag</description>
  30542. <bitOffset>2</bitOffset>
  30543. <bitWidth>1</bitWidth>
  30544. <access>read-only</access>
  30545. </field>
  30546. <field>
  30547. <name>SHPF</name>
  30548. <description>Shift operation pending</description>
  30549. <bitOffset>3</bitOffset>
  30550. <bitWidth>1</bitWidth>
  30551. <access>read-write</access>
  30552. </field>
  30553. <field>
  30554. <name>INITS</name>
  30555. <description>Initialization status flag</description>
  30556. <bitOffset>4</bitOffset>
  30557. <bitWidth>1</bitWidth>
  30558. <access>read-only</access>
  30559. </field>
  30560. <field>
  30561. <name>RSF</name>
  30562. <description>Registers synchronization flag</description>
  30563. <bitOffset>5</bitOffset>
  30564. <bitWidth>1</bitWidth>
  30565. <access>read-write</access>
  30566. </field>
  30567. <field>
  30568. <name>INITF</name>
  30569. <description>Initialization flag</description>
  30570. <bitOffset>6</bitOffset>
  30571. <bitWidth>1</bitWidth>
  30572. <access>read-only</access>
  30573. </field>
  30574. <field>
  30575. <name>INIT</name>
  30576. <description>Initialization mode</description>
  30577. <bitOffset>7</bitOffset>
  30578. <bitWidth>1</bitWidth>
  30579. <access>read-write</access>
  30580. </field>
  30581. <field>
  30582. <name>ALRAF</name>
  30583. <description>Alarm A flag</description>
  30584. <bitOffset>8</bitOffset>
  30585. <bitWidth>1</bitWidth>
  30586. <access>read-write</access>
  30587. </field>
  30588. <field>
  30589. <name>ALRBF</name>
  30590. <description>Alarm B flag</description>
  30591. <bitOffset>9</bitOffset>
  30592. <bitWidth>1</bitWidth>
  30593. <access>read-write</access>
  30594. </field>
  30595. <field>
  30596. <name>WUTF</name>
  30597. <description>Wakeup timer flag</description>
  30598. <bitOffset>10</bitOffset>
  30599. <bitWidth>1</bitWidth>
  30600. <access>read-write</access>
  30601. </field>
  30602. <field>
  30603. <name>TSF</name>
  30604. <description>Time-stamp flag</description>
  30605. <bitOffset>11</bitOffset>
  30606. <bitWidth>1</bitWidth>
  30607. <access>read-write</access>
  30608. </field>
  30609. <field>
  30610. <name>TSOVF</name>
  30611. <description>Time-stamp overflow flag</description>
  30612. <bitOffset>12</bitOffset>
  30613. <bitWidth>1</bitWidth>
  30614. <access>read-write</access>
  30615. </field>
  30616. <field>
  30617. <name>TAMP1F</name>
  30618. <description>Tamper detection flag</description>
  30619. <bitOffset>13</bitOffset>
  30620. <bitWidth>1</bitWidth>
  30621. <access>read-write</access>
  30622. </field>
  30623. <field>
  30624. <name>TAMP2F</name>
  30625. <description>RTC_TAMP2 detection flag</description>
  30626. <bitOffset>14</bitOffset>
  30627. <bitWidth>1</bitWidth>
  30628. <access>read-write</access>
  30629. </field>
  30630. <field>
  30631. <name>TAMP3F</name>
  30632. <description>RTC_TAMP3 detection flag</description>
  30633. <bitOffset>15</bitOffset>
  30634. <bitWidth>1</bitWidth>
  30635. <access>read-write</access>
  30636. </field>
  30637. <field>
  30638. <name>RECALPF</name>
  30639. <description>Recalibration pending Flag</description>
  30640. <bitOffset>16</bitOffset>
  30641. <bitWidth>1</bitWidth>
  30642. <access>read-only</access>
  30643. </field>
  30644. <field>
  30645. <name>ITSF</name>
  30646. <description>INTERNAL TIME-STAMP FLAG</description>
  30647. <bitOffset>17</bitOffset>
  30648. <bitWidth>1</bitWidth>
  30649. <access>read-write</access>
  30650. </field>
  30651. </fields>
  30652. </register>
  30653. <register>
  30654. <name>PRER</name>
  30655. <displayName>PRER</displayName>
  30656. <description>prescaler register</description>
  30657. <addressOffset>0x10</addressOffset>
  30658. <size>0x20</size>
  30659. <access>read-write</access>
  30660. <resetValue>0x007F00FF</resetValue>
  30661. <fields>
  30662. <field>
  30663. <name>PREDIV_A</name>
  30664. <description>Asynchronous prescaler factor</description>
  30665. <bitOffset>16</bitOffset>
  30666. <bitWidth>7</bitWidth>
  30667. </field>
  30668. <field>
  30669. <name>PREDIV_S</name>
  30670. <description>Synchronous prescaler factor</description>
  30671. <bitOffset>0</bitOffset>
  30672. <bitWidth>15</bitWidth>
  30673. </field>
  30674. </fields>
  30675. </register>
  30676. <register>
  30677. <name>WUTR</name>
  30678. <displayName>WUTR</displayName>
  30679. <description>wakeup timer register</description>
  30680. <addressOffset>0x14</addressOffset>
  30681. <size>0x20</size>
  30682. <access>read-write</access>
  30683. <resetValue>0x0000FFFF</resetValue>
  30684. <fields>
  30685. <field>
  30686. <name>WUT</name>
  30687. <description>Wakeup auto-reload value bits</description>
  30688. <bitOffset>0</bitOffset>
  30689. <bitWidth>16</bitWidth>
  30690. </field>
  30691. </fields>
  30692. </register>
  30693. <register>
  30694. <name>ALRMAR</name>
  30695. <displayName>ALRMAR</displayName>
  30696. <description>alarm A register</description>
  30697. <addressOffset>0x1C</addressOffset>
  30698. <size>0x20</size>
  30699. <access>read-write</access>
  30700. <resetValue>0x00000000</resetValue>
  30701. <fields>
  30702. <field>
  30703. <name>MSK4</name>
  30704. <description>Alarm A date mask</description>
  30705. <bitOffset>31</bitOffset>
  30706. <bitWidth>1</bitWidth>
  30707. </field>
  30708. <field>
  30709. <name>WDSEL</name>
  30710. <description>Week day selection</description>
  30711. <bitOffset>30</bitOffset>
  30712. <bitWidth>1</bitWidth>
  30713. </field>
  30714. <field>
  30715. <name>DT</name>
  30716. <description>Date tens in BCD format</description>
  30717. <bitOffset>28</bitOffset>
  30718. <bitWidth>2</bitWidth>
  30719. </field>
  30720. <field>
  30721. <name>DU</name>
  30722. <description>Date units or day in BCD format</description>
  30723. <bitOffset>24</bitOffset>
  30724. <bitWidth>4</bitWidth>
  30725. </field>
  30726. <field>
  30727. <name>MSK3</name>
  30728. <description>Alarm A hours mask</description>
  30729. <bitOffset>23</bitOffset>
  30730. <bitWidth>1</bitWidth>
  30731. </field>
  30732. <field>
  30733. <name>PM</name>
  30734. <description>AM/PM notation</description>
  30735. <bitOffset>22</bitOffset>
  30736. <bitWidth>1</bitWidth>
  30737. </field>
  30738. <field>
  30739. <name>HT</name>
  30740. <description>Hour tens in BCD format</description>
  30741. <bitOffset>20</bitOffset>
  30742. <bitWidth>2</bitWidth>
  30743. </field>
  30744. <field>
  30745. <name>HU</name>
  30746. <description>Hour units in BCD format</description>
  30747. <bitOffset>16</bitOffset>
  30748. <bitWidth>4</bitWidth>
  30749. </field>
  30750. <field>
  30751. <name>MSK2</name>
  30752. <description>Alarm A minutes mask</description>
  30753. <bitOffset>15</bitOffset>
  30754. <bitWidth>1</bitWidth>
  30755. </field>
  30756. <field>
  30757. <name>MNT</name>
  30758. <description>Minute tens in BCD format</description>
  30759. <bitOffset>12</bitOffset>
  30760. <bitWidth>3</bitWidth>
  30761. </field>
  30762. <field>
  30763. <name>MNU</name>
  30764. <description>Minute units in BCD format</description>
  30765. <bitOffset>8</bitOffset>
  30766. <bitWidth>4</bitWidth>
  30767. </field>
  30768. <field>
  30769. <name>MSK1</name>
  30770. <description>Alarm A seconds mask</description>
  30771. <bitOffset>7</bitOffset>
  30772. <bitWidth>1</bitWidth>
  30773. </field>
  30774. <field>
  30775. <name>ST</name>
  30776. <description>Second tens in BCD format</description>
  30777. <bitOffset>4</bitOffset>
  30778. <bitWidth>3</bitWidth>
  30779. </field>
  30780. <field>
  30781. <name>SU</name>
  30782. <description>Second units in BCD format</description>
  30783. <bitOffset>0</bitOffset>
  30784. <bitWidth>4</bitWidth>
  30785. </field>
  30786. </fields>
  30787. </register>
  30788. <register>
  30789. <name>ALRMBR</name>
  30790. <displayName>ALRMBR</displayName>
  30791. <description>alarm B register</description>
  30792. <addressOffset>0x20</addressOffset>
  30793. <size>0x20</size>
  30794. <access>read-write</access>
  30795. <resetValue>0x00000000</resetValue>
  30796. <fields>
  30797. <field>
  30798. <name>MSK4</name>
  30799. <description>Alarm B date mask</description>
  30800. <bitOffset>31</bitOffset>
  30801. <bitWidth>1</bitWidth>
  30802. </field>
  30803. <field>
  30804. <name>WDSEL</name>
  30805. <description>Week day selection</description>
  30806. <bitOffset>30</bitOffset>
  30807. <bitWidth>1</bitWidth>
  30808. </field>
  30809. <field>
  30810. <name>DT</name>
  30811. <description>Date tens in BCD format</description>
  30812. <bitOffset>28</bitOffset>
  30813. <bitWidth>2</bitWidth>
  30814. </field>
  30815. <field>
  30816. <name>DU</name>
  30817. <description>Date units or day in BCD format</description>
  30818. <bitOffset>24</bitOffset>
  30819. <bitWidth>4</bitWidth>
  30820. </field>
  30821. <field>
  30822. <name>MSK3</name>
  30823. <description>Alarm B hours mask</description>
  30824. <bitOffset>23</bitOffset>
  30825. <bitWidth>1</bitWidth>
  30826. </field>
  30827. <field>
  30828. <name>PM</name>
  30829. <description>AM/PM notation</description>
  30830. <bitOffset>22</bitOffset>
  30831. <bitWidth>1</bitWidth>
  30832. </field>
  30833. <field>
  30834. <name>HT</name>
  30835. <description>Hour tens in BCD format</description>
  30836. <bitOffset>20</bitOffset>
  30837. <bitWidth>2</bitWidth>
  30838. </field>
  30839. <field>
  30840. <name>HU</name>
  30841. <description>Hour units in BCD format</description>
  30842. <bitOffset>16</bitOffset>
  30843. <bitWidth>4</bitWidth>
  30844. </field>
  30845. <field>
  30846. <name>MSK2</name>
  30847. <description>Alarm B minutes mask</description>
  30848. <bitOffset>15</bitOffset>
  30849. <bitWidth>1</bitWidth>
  30850. </field>
  30851. <field>
  30852. <name>MNT</name>
  30853. <description>Minute tens in BCD format</description>
  30854. <bitOffset>12</bitOffset>
  30855. <bitWidth>3</bitWidth>
  30856. </field>
  30857. <field>
  30858. <name>MNU</name>
  30859. <description>Minute units in BCD format</description>
  30860. <bitOffset>8</bitOffset>
  30861. <bitWidth>4</bitWidth>
  30862. </field>
  30863. <field>
  30864. <name>MSK1</name>
  30865. <description>Alarm B seconds mask</description>
  30866. <bitOffset>7</bitOffset>
  30867. <bitWidth>1</bitWidth>
  30868. </field>
  30869. <field>
  30870. <name>ST</name>
  30871. <description>Second tens in BCD format</description>
  30872. <bitOffset>4</bitOffset>
  30873. <bitWidth>3</bitWidth>
  30874. </field>
  30875. <field>
  30876. <name>SU</name>
  30877. <description>Second units in BCD format</description>
  30878. <bitOffset>0</bitOffset>
  30879. <bitWidth>4</bitWidth>
  30880. </field>
  30881. </fields>
  30882. </register>
  30883. <register>
  30884. <name>WPR</name>
  30885. <displayName>WPR</displayName>
  30886. <description>write protection register</description>
  30887. <addressOffset>0x24</addressOffset>
  30888. <size>0x20</size>
  30889. <access>write-only</access>
  30890. <resetValue>0x00000000</resetValue>
  30891. <fields>
  30892. <field>
  30893. <name>KEY</name>
  30894. <description>Write protection key</description>
  30895. <bitOffset>0</bitOffset>
  30896. <bitWidth>8</bitWidth>
  30897. </field>
  30898. </fields>
  30899. </register>
  30900. <register>
  30901. <name>SSR</name>
  30902. <displayName>SSR</displayName>
  30903. <description>sub second register</description>
  30904. <addressOffset>0x28</addressOffset>
  30905. <size>0x20</size>
  30906. <access>read-only</access>
  30907. <resetValue>0x00000000</resetValue>
  30908. <fields>
  30909. <field>
  30910. <name>SS</name>
  30911. <description>Sub second value</description>
  30912. <bitOffset>0</bitOffset>
  30913. <bitWidth>16</bitWidth>
  30914. </field>
  30915. </fields>
  30916. </register>
  30917. <register>
  30918. <name>SHIFTR</name>
  30919. <displayName>SHIFTR</displayName>
  30920. <description>shift control register</description>
  30921. <addressOffset>0x2C</addressOffset>
  30922. <size>0x20</size>
  30923. <access>write-only</access>
  30924. <resetValue>0x00000000</resetValue>
  30925. <fields>
  30926. <field>
  30927. <name>ADD1S</name>
  30928. <description>Add one second</description>
  30929. <bitOffset>31</bitOffset>
  30930. <bitWidth>1</bitWidth>
  30931. </field>
  30932. <field>
  30933. <name>SUBFS</name>
  30934. <description>Subtract a fraction of a second</description>
  30935. <bitOffset>0</bitOffset>
  30936. <bitWidth>15</bitWidth>
  30937. </field>
  30938. </fields>
  30939. </register>
  30940. <register>
  30941. <name>TSTR</name>
  30942. <displayName>TSTR</displayName>
  30943. <description>time stamp time register</description>
  30944. <addressOffset>0x30</addressOffset>
  30945. <size>0x20</size>
  30946. <access>read-only</access>
  30947. <resetValue>0x00000000</resetValue>
  30948. <fields>
  30949. <field>
  30950. <name>SU</name>
  30951. <description>Second units in BCD format</description>
  30952. <bitOffset>0</bitOffset>
  30953. <bitWidth>4</bitWidth>
  30954. </field>
  30955. <field>
  30956. <name>ST</name>
  30957. <description>Second tens in BCD format</description>
  30958. <bitOffset>4</bitOffset>
  30959. <bitWidth>3</bitWidth>
  30960. </field>
  30961. <field>
  30962. <name>MNU</name>
  30963. <description>Minute units in BCD format</description>
  30964. <bitOffset>8</bitOffset>
  30965. <bitWidth>4</bitWidth>
  30966. </field>
  30967. <field>
  30968. <name>MNT</name>
  30969. <description>Minute tens in BCD format</description>
  30970. <bitOffset>12</bitOffset>
  30971. <bitWidth>3</bitWidth>
  30972. </field>
  30973. <field>
  30974. <name>HU</name>
  30975. <description>Hour units in BCD format</description>
  30976. <bitOffset>16</bitOffset>
  30977. <bitWidth>4</bitWidth>
  30978. </field>
  30979. <field>
  30980. <name>HT</name>
  30981. <description>Hour tens in BCD format</description>
  30982. <bitOffset>20</bitOffset>
  30983. <bitWidth>2</bitWidth>
  30984. </field>
  30985. <field>
  30986. <name>PM</name>
  30987. <description>AM/PM notation</description>
  30988. <bitOffset>22</bitOffset>
  30989. <bitWidth>1</bitWidth>
  30990. </field>
  30991. </fields>
  30992. </register>
  30993. <register>
  30994. <name>TSDR</name>
  30995. <displayName>TSDR</displayName>
  30996. <description>time stamp date register</description>
  30997. <addressOffset>0x34</addressOffset>
  30998. <size>0x20</size>
  30999. <access>read-only</access>
  31000. <resetValue>0x00000000</resetValue>
  31001. <fields>
  31002. <field>
  31003. <name>WDU</name>
  31004. <description>Week day units</description>
  31005. <bitOffset>13</bitOffset>
  31006. <bitWidth>3</bitWidth>
  31007. </field>
  31008. <field>
  31009. <name>MT</name>
  31010. <description>Month tens in BCD format</description>
  31011. <bitOffset>12</bitOffset>
  31012. <bitWidth>1</bitWidth>
  31013. </field>
  31014. <field>
  31015. <name>MU</name>
  31016. <description>Month units in BCD format</description>
  31017. <bitOffset>8</bitOffset>
  31018. <bitWidth>4</bitWidth>
  31019. </field>
  31020. <field>
  31021. <name>DT</name>
  31022. <description>Date tens in BCD format</description>
  31023. <bitOffset>4</bitOffset>
  31024. <bitWidth>2</bitWidth>
  31025. </field>
  31026. <field>
  31027. <name>DU</name>
  31028. <description>Date units in BCD format</description>
  31029. <bitOffset>0</bitOffset>
  31030. <bitWidth>4</bitWidth>
  31031. </field>
  31032. </fields>
  31033. </register>
  31034. <register>
  31035. <name>TSSSR</name>
  31036. <displayName>TSSSR</displayName>
  31037. <description>timestamp sub second register</description>
  31038. <addressOffset>0x38</addressOffset>
  31039. <size>0x20</size>
  31040. <access>read-only</access>
  31041. <resetValue>0x00000000</resetValue>
  31042. <fields>
  31043. <field>
  31044. <name>SS</name>
  31045. <description>Sub second value</description>
  31046. <bitOffset>0</bitOffset>
  31047. <bitWidth>16</bitWidth>
  31048. </field>
  31049. </fields>
  31050. </register>
  31051. <register>
  31052. <name>CALR</name>
  31053. <displayName>CALR</displayName>
  31054. <description>calibration register</description>
  31055. <addressOffset>0x3C</addressOffset>
  31056. <size>0x20</size>
  31057. <access>read-write</access>
  31058. <resetValue>0x00000000</resetValue>
  31059. <fields>
  31060. <field>
  31061. <name>CALP</name>
  31062. <description>Increase frequency of RTC by 488.5 ppm</description>
  31063. <bitOffset>15</bitOffset>
  31064. <bitWidth>1</bitWidth>
  31065. </field>
  31066. <field>
  31067. <name>CALW8</name>
  31068. <description>Use an 8-second calibration cycle period</description>
  31069. <bitOffset>14</bitOffset>
  31070. <bitWidth>1</bitWidth>
  31071. </field>
  31072. <field>
  31073. <name>CALW16</name>
  31074. <description>Use a 16-second calibration cycle period</description>
  31075. <bitOffset>13</bitOffset>
  31076. <bitWidth>1</bitWidth>
  31077. </field>
  31078. <field>
  31079. <name>CALM</name>
  31080. <description>Calibration minus</description>
  31081. <bitOffset>0</bitOffset>
  31082. <bitWidth>9</bitWidth>
  31083. </field>
  31084. </fields>
  31085. </register>
  31086. <register>
  31087. <name>TAMPCR</name>
  31088. <displayName>TAMPCR</displayName>
  31089. <description>tamper configuration register</description>
  31090. <addressOffset>0x40</addressOffset>
  31091. <size>0x20</size>
  31092. <access>read-write</access>
  31093. <resetValue>0x00000000</resetValue>
  31094. <fields>
  31095. <field>
  31096. <name>TAMP1E</name>
  31097. <description>Tamper 1 detection enable</description>
  31098. <bitOffset>0</bitOffset>
  31099. <bitWidth>1</bitWidth>
  31100. </field>
  31101. <field>
  31102. <name>TAMP1TRG</name>
  31103. <description>Active level for tamper 1</description>
  31104. <bitOffset>1</bitOffset>
  31105. <bitWidth>1</bitWidth>
  31106. </field>
  31107. <field>
  31108. <name>TAMPIE</name>
  31109. <description>Tamper interrupt enable</description>
  31110. <bitOffset>2</bitOffset>
  31111. <bitWidth>1</bitWidth>
  31112. </field>
  31113. <field>
  31114. <name>TAMP2E</name>
  31115. <description>Tamper 2 detection enable</description>
  31116. <bitOffset>3</bitOffset>
  31117. <bitWidth>1</bitWidth>
  31118. </field>
  31119. <field>
  31120. <name>TAMP2TRG</name>
  31121. <description>Active level for tamper 2</description>
  31122. <bitOffset>4</bitOffset>
  31123. <bitWidth>1</bitWidth>
  31124. </field>
  31125. <field>
  31126. <name>TAMP3E</name>
  31127. <description>Tamper 3 detection enable</description>
  31128. <bitOffset>5</bitOffset>
  31129. <bitWidth>1</bitWidth>
  31130. </field>
  31131. <field>
  31132. <name>TAMP3TRG</name>
  31133. <description>Active level for tamper 3</description>
  31134. <bitOffset>6</bitOffset>
  31135. <bitWidth>1</bitWidth>
  31136. </field>
  31137. <field>
  31138. <name>TAMPTS</name>
  31139. <description>Activate timestamp on tamper detection event</description>
  31140. <bitOffset>7</bitOffset>
  31141. <bitWidth>1</bitWidth>
  31142. </field>
  31143. <field>
  31144. <name>TAMPFREQ</name>
  31145. <description>Tamper sampling frequency</description>
  31146. <bitOffset>8</bitOffset>
  31147. <bitWidth>3</bitWidth>
  31148. </field>
  31149. <field>
  31150. <name>TAMPFLT</name>
  31151. <description>Tamper filter count</description>
  31152. <bitOffset>11</bitOffset>
  31153. <bitWidth>2</bitWidth>
  31154. </field>
  31155. <field>
  31156. <name>TAMPPRCH</name>
  31157. <description>Tamper precharge duration</description>
  31158. <bitOffset>13</bitOffset>
  31159. <bitWidth>2</bitWidth>
  31160. </field>
  31161. <field>
  31162. <name>TAMPPUDIS</name>
  31163. <description>TAMPER pull-up disable</description>
  31164. <bitOffset>15</bitOffset>
  31165. <bitWidth>1</bitWidth>
  31166. </field>
  31167. <field>
  31168. <name>TAMP1IE</name>
  31169. <description>Tamper 1 interrupt enable</description>
  31170. <bitOffset>16</bitOffset>
  31171. <bitWidth>1</bitWidth>
  31172. </field>
  31173. <field>
  31174. <name>TAMP1NOERASE</name>
  31175. <description>Tamper 1 no erase</description>
  31176. <bitOffset>17</bitOffset>
  31177. <bitWidth>1</bitWidth>
  31178. </field>
  31179. <field>
  31180. <name>TAMP1MF</name>
  31181. <description>Tamper 1 mask flag</description>
  31182. <bitOffset>18</bitOffset>
  31183. <bitWidth>1</bitWidth>
  31184. </field>
  31185. <field>
  31186. <name>TAMP2IE</name>
  31187. <description>Tamper 2 interrupt enable</description>
  31188. <bitOffset>19</bitOffset>
  31189. <bitWidth>1</bitWidth>
  31190. </field>
  31191. <field>
  31192. <name>TAMP2NOERASE</name>
  31193. <description>Tamper 2 no erase</description>
  31194. <bitOffset>20</bitOffset>
  31195. <bitWidth>1</bitWidth>
  31196. </field>
  31197. <field>
  31198. <name>TAMP2MF</name>
  31199. <description>Tamper 2 mask flag</description>
  31200. <bitOffset>21</bitOffset>
  31201. <bitWidth>1</bitWidth>
  31202. </field>
  31203. <field>
  31204. <name>TAMP3IE</name>
  31205. <description>Tamper 3 interrupt enable</description>
  31206. <bitOffset>22</bitOffset>
  31207. <bitWidth>1</bitWidth>
  31208. </field>
  31209. <field>
  31210. <name>TAMP3NOERASE</name>
  31211. <description>Tamper 3 no erase</description>
  31212. <bitOffset>23</bitOffset>
  31213. <bitWidth>1</bitWidth>
  31214. </field>
  31215. <field>
  31216. <name>TAMP3MF</name>
  31217. <description>Tamper 3 mask flag</description>
  31218. <bitOffset>24</bitOffset>
  31219. <bitWidth>1</bitWidth>
  31220. </field>
  31221. </fields>
  31222. </register>
  31223. <register>
  31224. <name>ALRMASSR</name>
  31225. <displayName>ALRMASSR</displayName>
  31226. <description>alarm A sub second register</description>
  31227. <addressOffset>0x44</addressOffset>
  31228. <size>0x20</size>
  31229. <access>read-write</access>
  31230. <resetValue>0x00000000</resetValue>
  31231. <fields>
  31232. <field>
  31233. <name>MASKSS</name>
  31234. <description>Mask the most-significant bits starting at this bit</description>
  31235. <bitOffset>24</bitOffset>
  31236. <bitWidth>4</bitWidth>
  31237. </field>
  31238. <field>
  31239. <name>SS</name>
  31240. <description>Sub seconds value</description>
  31241. <bitOffset>0</bitOffset>
  31242. <bitWidth>15</bitWidth>
  31243. </field>
  31244. </fields>
  31245. </register>
  31246. <register>
  31247. <name>ALRMBSSR</name>
  31248. <displayName>ALRMBSSR</displayName>
  31249. <description>alarm B sub second register</description>
  31250. <addressOffset>0x48</addressOffset>
  31251. <size>0x20</size>
  31252. <access>read-write</access>
  31253. <resetValue>0x00000000</resetValue>
  31254. <fields>
  31255. <field>
  31256. <name>MASKSS</name>
  31257. <description>Mask the most-significant bits starting at this bit</description>
  31258. <bitOffset>24</bitOffset>
  31259. <bitWidth>4</bitWidth>
  31260. </field>
  31261. <field>
  31262. <name>SS</name>
  31263. <description>Sub seconds value</description>
  31264. <bitOffset>0</bitOffset>
  31265. <bitWidth>15</bitWidth>
  31266. </field>
  31267. </fields>
  31268. </register>
  31269. <register>
  31270. <name>OR</name>
  31271. <displayName>OR</displayName>
  31272. <description>option register</description>
  31273. <addressOffset>0x4C</addressOffset>
  31274. <size>0x20</size>
  31275. <access>read-write</access>
  31276. <resetValue>0x00000000</resetValue>
  31277. <fields>
  31278. <field>
  31279. <name>RTC_ALARM_TYPE</name>
  31280. <description>RTC_ALARM on PC13 output type</description>
  31281. <bitOffset>0</bitOffset>
  31282. <bitWidth>1</bitWidth>
  31283. </field>
  31284. <field>
  31285. <name>RTC_OUT_RMP</name>
  31286. <description>RTC_OUT remap</description>
  31287. <bitOffset>1</bitOffset>
  31288. <bitWidth>1</bitWidth>
  31289. </field>
  31290. </fields>
  31291. </register>
  31292. <register>
  31293. <name>BKP0R</name>
  31294. <displayName>BKP0R</displayName>
  31295. <description>backup register</description>
  31296. <addressOffset>0x50</addressOffset>
  31297. <size>0x20</size>
  31298. <access>read-write</access>
  31299. <resetValue>0x00000000</resetValue>
  31300. <fields>
  31301. <field>
  31302. <name>BKP</name>
  31303. <description>BKP</description>
  31304. <bitOffset>0</bitOffset>
  31305. <bitWidth>32</bitWidth>
  31306. </field>
  31307. </fields>
  31308. </register>
  31309. <register>
  31310. <name>BKP1R</name>
  31311. <displayName>BKP1R</displayName>
  31312. <description>backup register</description>
  31313. <addressOffset>0x54</addressOffset>
  31314. <size>0x20</size>
  31315. <access>read-write</access>
  31316. <resetValue>0x00000000</resetValue>
  31317. <fields>
  31318. <field>
  31319. <name>BKP</name>
  31320. <description>BKP</description>
  31321. <bitOffset>0</bitOffset>
  31322. <bitWidth>32</bitWidth>
  31323. </field>
  31324. </fields>
  31325. </register>
  31326. <register>
  31327. <name>BKP2R</name>
  31328. <displayName>BKP2R</displayName>
  31329. <description>backup register</description>
  31330. <addressOffset>0x58</addressOffset>
  31331. <size>0x20</size>
  31332. <access>read-write</access>
  31333. <resetValue>0x00000000</resetValue>
  31334. <fields>
  31335. <field>
  31336. <name>BKP</name>
  31337. <description>BKP</description>
  31338. <bitOffset>0</bitOffset>
  31339. <bitWidth>32</bitWidth>
  31340. </field>
  31341. </fields>
  31342. </register>
  31343. <register>
  31344. <name>BKP3R</name>
  31345. <displayName>BKP3R</displayName>
  31346. <description>backup register</description>
  31347. <addressOffset>0x5C</addressOffset>
  31348. <size>0x20</size>
  31349. <access>read-write</access>
  31350. <resetValue>0x00000000</resetValue>
  31351. <fields>
  31352. <field>
  31353. <name>BKP</name>
  31354. <description>BKP</description>
  31355. <bitOffset>0</bitOffset>
  31356. <bitWidth>32</bitWidth>
  31357. </field>
  31358. </fields>
  31359. </register>
  31360. <register>
  31361. <name>BKP4R</name>
  31362. <displayName>BKP4R</displayName>
  31363. <description>backup register</description>
  31364. <addressOffset>0x60</addressOffset>
  31365. <size>0x20</size>
  31366. <access>read-write</access>
  31367. <resetValue>0x00000000</resetValue>
  31368. <fields>
  31369. <field>
  31370. <name>BKP</name>
  31371. <description>BKP</description>
  31372. <bitOffset>0</bitOffset>
  31373. <bitWidth>32</bitWidth>
  31374. </field>
  31375. </fields>
  31376. </register>
  31377. <register>
  31378. <name>BKP5R</name>
  31379. <displayName>BKP5R</displayName>
  31380. <description>backup register</description>
  31381. <addressOffset>0x64</addressOffset>
  31382. <size>0x20</size>
  31383. <access>read-write</access>
  31384. <resetValue>0x00000000</resetValue>
  31385. <fields>
  31386. <field>
  31387. <name>BKP</name>
  31388. <description>BKP</description>
  31389. <bitOffset>0</bitOffset>
  31390. <bitWidth>32</bitWidth>
  31391. </field>
  31392. </fields>
  31393. </register>
  31394. <register>
  31395. <name>BKP6R</name>
  31396. <displayName>BKP6R</displayName>
  31397. <description>backup register</description>
  31398. <addressOffset>0x68</addressOffset>
  31399. <size>0x20</size>
  31400. <access>read-write</access>
  31401. <resetValue>0x00000000</resetValue>
  31402. <fields>
  31403. <field>
  31404. <name>BKP</name>
  31405. <description>BKP</description>
  31406. <bitOffset>0</bitOffset>
  31407. <bitWidth>32</bitWidth>
  31408. </field>
  31409. </fields>
  31410. </register>
  31411. <register>
  31412. <name>BKP7R</name>
  31413. <displayName>BKP7R</displayName>
  31414. <description>backup register</description>
  31415. <addressOffset>0x6C</addressOffset>
  31416. <size>0x20</size>
  31417. <access>read-write</access>
  31418. <resetValue>0x00000000</resetValue>
  31419. <fields>
  31420. <field>
  31421. <name>BKP</name>
  31422. <description>BKP</description>
  31423. <bitOffset>0</bitOffset>
  31424. <bitWidth>32</bitWidth>
  31425. </field>
  31426. </fields>
  31427. </register>
  31428. <register>
  31429. <name>BKP8R</name>
  31430. <displayName>BKP8R</displayName>
  31431. <description>backup register</description>
  31432. <addressOffset>0x70</addressOffset>
  31433. <size>0x20</size>
  31434. <access>read-write</access>
  31435. <resetValue>0x00000000</resetValue>
  31436. <fields>
  31437. <field>
  31438. <name>BKP</name>
  31439. <description>BKP</description>
  31440. <bitOffset>0</bitOffset>
  31441. <bitWidth>32</bitWidth>
  31442. </field>
  31443. </fields>
  31444. </register>
  31445. <register>
  31446. <name>BKP9R</name>
  31447. <displayName>BKP9R</displayName>
  31448. <description>backup register</description>
  31449. <addressOffset>0x74</addressOffset>
  31450. <size>0x20</size>
  31451. <access>read-write</access>
  31452. <resetValue>0x00000000</resetValue>
  31453. <fields>
  31454. <field>
  31455. <name>BKP</name>
  31456. <description>BKP</description>
  31457. <bitOffset>0</bitOffset>
  31458. <bitWidth>32</bitWidth>
  31459. </field>
  31460. </fields>
  31461. </register>
  31462. <register>
  31463. <name>BKP10R</name>
  31464. <displayName>BKP10R</displayName>
  31465. <description>backup register</description>
  31466. <addressOffset>0x78</addressOffset>
  31467. <size>0x20</size>
  31468. <access>read-write</access>
  31469. <resetValue>0x00000000</resetValue>
  31470. <fields>
  31471. <field>
  31472. <name>BKP</name>
  31473. <description>BKP</description>
  31474. <bitOffset>0</bitOffset>
  31475. <bitWidth>32</bitWidth>
  31476. </field>
  31477. </fields>
  31478. </register>
  31479. <register>
  31480. <name>BKP11R</name>
  31481. <displayName>BKP11R</displayName>
  31482. <description>backup register</description>
  31483. <addressOffset>0x7C</addressOffset>
  31484. <size>0x20</size>
  31485. <access>read-write</access>
  31486. <resetValue>0x00000000</resetValue>
  31487. <fields>
  31488. <field>
  31489. <name>BKP</name>
  31490. <description>BKP</description>
  31491. <bitOffset>0</bitOffset>
  31492. <bitWidth>32</bitWidth>
  31493. </field>
  31494. </fields>
  31495. </register>
  31496. <register>
  31497. <name>BKP12R</name>
  31498. <displayName>BKP12R</displayName>
  31499. <description>backup register</description>
  31500. <addressOffset>0x80</addressOffset>
  31501. <size>0x20</size>
  31502. <access>read-write</access>
  31503. <resetValue>0x00000000</resetValue>
  31504. <fields>
  31505. <field>
  31506. <name>BKP</name>
  31507. <description>BKP</description>
  31508. <bitOffset>0</bitOffset>
  31509. <bitWidth>32</bitWidth>
  31510. </field>
  31511. </fields>
  31512. </register>
  31513. <register>
  31514. <name>BKP13R</name>
  31515. <displayName>BKP13R</displayName>
  31516. <description>backup register</description>
  31517. <addressOffset>0x84</addressOffset>
  31518. <size>0x20</size>
  31519. <access>read-write</access>
  31520. <resetValue>0x00000000</resetValue>
  31521. <fields>
  31522. <field>
  31523. <name>BKP</name>
  31524. <description>BKP</description>
  31525. <bitOffset>0</bitOffset>
  31526. <bitWidth>32</bitWidth>
  31527. </field>
  31528. </fields>
  31529. </register>
  31530. <register>
  31531. <name>BKP14R</name>
  31532. <displayName>BKP14R</displayName>
  31533. <description>backup register</description>
  31534. <addressOffset>0x88</addressOffset>
  31535. <size>0x20</size>
  31536. <access>read-write</access>
  31537. <resetValue>0x00000000</resetValue>
  31538. <fields>
  31539. <field>
  31540. <name>BKP</name>
  31541. <description>BKP</description>
  31542. <bitOffset>0</bitOffset>
  31543. <bitWidth>32</bitWidth>
  31544. </field>
  31545. </fields>
  31546. </register>
  31547. <register>
  31548. <name>BKP15R</name>
  31549. <displayName>BKP15R</displayName>
  31550. <description>backup register</description>
  31551. <addressOffset>0x8C</addressOffset>
  31552. <size>0x20</size>
  31553. <access>read-write</access>
  31554. <resetValue>0x00000000</resetValue>
  31555. <fields>
  31556. <field>
  31557. <name>BKP</name>
  31558. <description>BKP</description>
  31559. <bitOffset>0</bitOffset>
  31560. <bitWidth>32</bitWidth>
  31561. </field>
  31562. </fields>
  31563. </register>
  31564. <register>
  31565. <name>BKP16R</name>
  31566. <displayName>BKP16R</displayName>
  31567. <description>backup register</description>
  31568. <addressOffset>0x90</addressOffset>
  31569. <size>0x20</size>
  31570. <access>read-write</access>
  31571. <resetValue>0x00000000</resetValue>
  31572. <fields>
  31573. <field>
  31574. <name>BKP</name>
  31575. <description>BKP</description>
  31576. <bitOffset>0</bitOffset>
  31577. <bitWidth>32</bitWidth>
  31578. </field>
  31579. </fields>
  31580. </register>
  31581. <register>
  31582. <name>BKP17R</name>
  31583. <displayName>BKP17R</displayName>
  31584. <description>backup register</description>
  31585. <addressOffset>0x94</addressOffset>
  31586. <size>0x20</size>
  31587. <access>read-write</access>
  31588. <resetValue>0x00000000</resetValue>
  31589. <fields>
  31590. <field>
  31591. <name>BKP</name>
  31592. <description>BKP</description>
  31593. <bitOffset>0</bitOffset>
  31594. <bitWidth>32</bitWidth>
  31595. </field>
  31596. </fields>
  31597. </register>
  31598. <register>
  31599. <name>BKP18R</name>
  31600. <displayName>BKP18R</displayName>
  31601. <description>backup register</description>
  31602. <addressOffset>0x98</addressOffset>
  31603. <size>0x20</size>
  31604. <access>read-write</access>
  31605. <resetValue>0x00000000</resetValue>
  31606. <fields>
  31607. <field>
  31608. <name>BKP</name>
  31609. <description>BKP</description>
  31610. <bitOffset>0</bitOffset>
  31611. <bitWidth>32</bitWidth>
  31612. </field>
  31613. </fields>
  31614. </register>
  31615. <register>
  31616. <name>BKP19R</name>
  31617. <displayName>BKP19R</displayName>
  31618. <description>backup register</description>
  31619. <addressOffset>0x9C</addressOffset>
  31620. <size>0x20</size>
  31621. <access>read-write</access>
  31622. <resetValue>0x00000000</resetValue>
  31623. <fields>
  31624. <field>
  31625. <name>BKP</name>
  31626. <description>BKP</description>
  31627. <bitOffset>0</bitOffset>
  31628. <bitWidth>32</bitWidth>
  31629. </field>
  31630. </fields>
  31631. </register>
  31632. </registers>
  31633. </peripheral>
  31634. <peripheral>
  31635. <name>DBGMCU</name>
  31636. <description>Debug support</description>
  31637. <groupName>DBGMCU</groupName>
  31638. <baseAddress>0xE0042000</baseAddress>
  31639. <addressBlock>
  31640. <offset>0x0</offset>
  31641. <size>0x400</size>
  31642. <usage>registers</usage>
  31643. </addressBlock>
  31644. <registers>
  31645. <register>
  31646. <name>IDCODE</name>
  31647. <displayName>IDCODE</displayName>
  31648. <description>MCU Device ID Code Register</description>
  31649. <addressOffset>0x0</addressOffset>
  31650. <size>0x20</size>
  31651. <access>read-only</access>
  31652. <resetValue>0x0</resetValue>
  31653. <fields>
  31654. <field>
  31655. <name>DEV_ID</name>
  31656. <description>Device Identifier</description>
  31657. <bitOffset>0</bitOffset>
  31658. <bitWidth>12</bitWidth>
  31659. </field>
  31660. <field>
  31661. <name>REV_ID</name>
  31662. <description>Revision Identifier</description>
  31663. <bitOffset>16</bitOffset>
  31664. <bitWidth>16</bitWidth>
  31665. </field>
  31666. </fields>
  31667. </register>
  31668. <register>
  31669. <name>CR</name>
  31670. <displayName>CR</displayName>
  31671. <description>Debug MCU Configuration Register</description>
  31672. <addressOffset>0x4</addressOffset>
  31673. <size>0x20</size>
  31674. <access>read-write</access>
  31675. <resetValue>0x0</resetValue>
  31676. <fields>
  31677. <field>
  31678. <name>DBG_SLEEP</name>
  31679. <description>Debug Sleep Mode</description>
  31680. <bitOffset>0</bitOffset>
  31681. <bitWidth>1</bitWidth>
  31682. </field>
  31683. <field>
  31684. <name>DBG_STOP</name>
  31685. <description>Debug Stop Mode</description>
  31686. <bitOffset>1</bitOffset>
  31687. <bitWidth>1</bitWidth>
  31688. </field>
  31689. <field>
  31690. <name>DBG_STANDBY</name>
  31691. <description>Debug Standby Mode</description>
  31692. <bitOffset>2</bitOffset>
  31693. <bitWidth>1</bitWidth>
  31694. </field>
  31695. <field>
  31696. <name>TRACE_IOEN</name>
  31697. <description>Trace port and clock enable</description>
  31698. <bitOffset>5</bitOffset>
  31699. <bitWidth>1</bitWidth>
  31700. </field>
  31701. <field>
  31702. <name>TRGOEN</name>
  31703. <description>External trigger output enable</description>
  31704. <bitOffset>28</bitOffset>
  31705. <bitWidth>1</bitWidth>
  31706. </field>
  31707. </fields>
  31708. </register>
  31709. <register>
  31710. <name>APB1FZR1</name>
  31711. <displayName>APB1FZR1</displayName>
  31712. <description>APB1 Low Freeze Register CPU1</description>
  31713. <addressOffset>0x3C</addressOffset>
  31714. <size>0x20</size>
  31715. <access>read-write</access>
  31716. <resetValue>0x0</resetValue>
  31717. <fields>
  31718. <field>
  31719. <name>DBG_TIMER2_STOP</name>
  31720. <description>Debug Timer 2 stopped when Core is halted</description>
  31721. <bitOffset>0</bitOffset>
  31722. <bitWidth>1</bitWidth>
  31723. </field>
  31724. <field>
  31725. <name>DBG_RTC_STOP</name>
  31726. <description>RTC counter stopped when core is halted</description>
  31727. <bitOffset>10</bitOffset>
  31728. <bitWidth>1</bitWidth>
  31729. </field>
  31730. <field>
  31731. <name>DBG_WWDG_STOP</name>
  31732. <description>WWDG counter stopped when core is halted</description>
  31733. <bitOffset>11</bitOffset>
  31734. <bitWidth>1</bitWidth>
  31735. </field>
  31736. <field>
  31737. <name>DBG_IWDG_STOP</name>
  31738. <description>IWDG counter stopped when core is halted</description>
  31739. <bitOffset>12</bitOffset>
  31740. <bitWidth>1</bitWidth>
  31741. </field>
  31742. <field>
  31743. <name>DBG_I2C1_STOP</name>
  31744. <description>Debug I2C1 SMBUS timeout stopped when Core is halted</description>
  31745. <bitOffset>21</bitOffset>
  31746. <bitWidth>1</bitWidth>
  31747. </field>
  31748. <field>
  31749. <name>DBG_I2C3_STOP</name>
  31750. <description>Debug I2C3 SMBUS timeout stopped when core is halted</description>
  31751. <bitOffset>23</bitOffset>
  31752. <bitWidth>1</bitWidth>
  31753. </field>
  31754. <field>
  31755. <name>DBG_LPTIM1_STOP</name>
  31756. <description>Debug LPTIM1 stopped when Core is halted</description>
  31757. <bitOffset>31</bitOffset>
  31758. <bitWidth>1</bitWidth>
  31759. </field>
  31760. </fields>
  31761. </register>
  31762. <register>
  31763. <name>C2AP_B1FZR1</name>
  31764. <displayName>C2AP_B1FZR1</displayName>
  31765. <description>APB1 Low Freeze Register CPU2</description>
  31766. <addressOffset>0x40</addressOffset>
  31767. <size>0x20</size>
  31768. <access>read-write</access>
  31769. <resetValue>0x0</resetValue>
  31770. <fields>
  31771. <field>
  31772. <name>DBG_LPTIM2_STOP</name>
  31773. <description>LPTIM2 counter stopped when core is halted</description>
  31774. <bitOffset>0</bitOffset>
  31775. <bitWidth>1</bitWidth>
  31776. </field>
  31777. <field>
  31778. <name>DBG_RTC_STOP</name>
  31779. <description>RTC counter stopped when core is halted</description>
  31780. <bitOffset>10</bitOffset>
  31781. <bitWidth>1</bitWidth>
  31782. </field>
  31783. <field>
  31784. <name>DBG_IWDG_STOP</name>
  31785. <description>IWDG stopped when core is halted</description>
  31786. <bitOffset>12</bitOffset>
  31787. <bitWidth>1</bitWidth>
  31788. </field>
  31789. <field>
  31790. <name>DBG_I2C1_STOP</name>
  31791. <description>I2C1 SMBUS timeout stopped when core is halted</description>
  31792. <bitOffset>21</bitOffset>
  31793. <bitWidth>1</bitWidth>
  31794. </field>
  31795. <field>
  31796. <name>DBG_I2C3_STOP</name>
  31797. <description>I2C3 SMBUS timeout stopped when core is halted</description>
  31798. <bitOffset>23</bitOffset>
  31799. <bitWidth>1</bitWidth>
  31800. </field>
  31801. <field>
  31802. <name>DBG_LPTIM1_STOP</name>
  31803. <description>LPTIM1 counter stopped when core is halted</description>
  31804. <bitOffset>31</bitOffset>
  31805. <bitWidth>1</bitWidth>
  31806. </field>
  31807. </fields>
  31808. </register>
  31809. <register>
  31810. <name>APB1FZR2</name>
  31811. <displayName>APB1FZR2</displayName>
  31812. <description>APB1 High Freeze Register CPU1</description>
  31813. <addressOffset>0x44</addressOffset>
  31814. <size>0x20</size>
  31815. <access>read-write</access>
  31816. <resetValue>0x0</resetValue>
  31817. <fields>
  31818. <field>
  31819. <name>DBG_LPTIM2_STOP</name>
  31820. <description>LPTIM2 counter stopped when core is halted</description>
  31821. <bitOffset>5</bitOffset>
  31822. <bitWidth>1</bitWidth>
  31823. </field>
  31824. </fields>
  31825. </register>
  31826. <register>
  31827. <name>C2APB1FZR2</name>
  31828. <displayName>C2APB1FZR2</displayName>
  31829. <description>APB1 High Freeze Register CPU2</description>
  31830. <addressOffset>0x48</addressOffset>
  31831. <size>0x20</size>
  31832. <access>read-write</access>
  31833. <resetValue>0x0</resetValue>
  31834. <fields>
  31835. <field>
  31836. <name>DBG_LPTIM2_STOP</name>
  31837. <description>LPTIM2 counter stopped when core is halted</description>
  31838. <bitOffset>5</bitOffset>
  31839. <bitWidth>1</bitWidth>
  31840. </field>
  31841. </fields>
  31842. </register>
  31843. <register>
  31844. <name>APB2FZR</name>
  31845. <displayName>APB2FZR</displayName>
  31846. <description>APB2 Freeze Register CPU1</description>
  31847. <addressOffset>0x4C</addressOffset>
  31848. <size>0x20</size>
  31849. <access>read-write</access>
  31850. <resetValue>0x0</resetValue>
  31851. <fields>
  31852. <field>
  31853. <name>DBG_TIM1_STOP</name>
  31854. <description>TIM1 counter stopped when core is halted</description>
  31855. <bitOffset>11</bitOffset>
  31856. <bitWidth>1</bitWidth>
  31857. </field>
  31858. <field>
  31859. <name>DBG_TIM16_STOP</name>
  31860. <description>TIM16 counter stopped when core is halted</description>
  31861. <bitOffset>17</bitOffset>
  31862. <bitWidth>1</bitWidth>
  31863. </field>
  31864. <field>
  31865. <name>DBG_TIM17_STOP</name>
  31866. <description>TIM17 counter stopped when core is halted</description>
  31867. <bitOffset>18</bitOffset>
  31868. <bitWidth>1</bitWidth>
  31869. </field>
  31870. </fields>
  31871. </register>
  31872. <register>
  31873. <name>C2APB2FZR</name>
  31874. <displayName>C2APB2FZR</displayName>
  31875. <description>APB2 Freeze Register CPU2</description>
  31876. <alternateRegister>C2APB1FZR2</alternateRegister>
  31877. <addressOffset>0x48</addressOffset>
  31878. <size>0x20</size>
  31879. <access>read-write</access>
  31880. <resetValue>0x0</resetValue>
  31881. <fields>
  31882. <field>
  31883. <name>DBG_TIM1_STOP</name>
  31884. <description>TIM1 counter stopped when core is halted</description>
  31885. <bitOffset>11</bitOffset>
  31886. <bitWidth>1</bitWidth>
  31887. </field>
  31888. <field>
  31889. <name>DBG_TIM16_STOP</name>
  31890. <description>TIM16 counter stopped when core is halted</description>
  31891. <bitOffset>17</bitOffset>
  31892. <bitWidth>1</bitWidth>
  31893. </field>
  31894. <field>
  31895. <name>DBG_TIM17_STOP</name>
  31896. <description>TIM17 counter stopped when core is halted</description>
  31897. <bitOffset>18</bitOffset>
  31898. <bitWidth>1</bitWidth>
  31899. </field>
  31900. </fields>
  31901. </register>
  31902. </registers>
  31903. </peripheral>
  31904. <peripheral>
  31905. <name>PKA</name>
  31906. <description>PKA</description>
  31907. <groupName>PKA</groupName>
  31908. <baseAddress>0x58002000</baseAddress>
  31909. <addressBlock>
  31910. <offset>0x0</offset>
  31911. <size>0x2000</size>
  31912. <usage>registers</usage>
  31913. </addressBlock>
  31914. <interrupt>
  31915. <name>PKA</name>
  31916. <description>Private key accelerator
  31917. interrupt</description>
  31918. <value>29</value>
  31919. </interrupt>
  31920. <registers>
  31921. <register>
  31922. <name>CR</name>
  31923. <displayName>CR</displayName>
  31924. <description>Control register</description>
  31925. <addressOffset>0x0</addressOffset>
  31926. <size>0x20</size>
  31927. <access>read-write</access>
  31928. <resetValue>0x00000000</resetValue>
  31929. <fields>
  31930. <field>
  31931. <name>ADDRERRIE</name>
  31932. <description>Address error interrupt enable</description>
  31933. <bitOffset>20</bitOffset>
  31934. <bitWidth>1</bitWidth>
  31935. </field>
  31936. <field>
  31937. <name>RAMERRIE</name>
  31938. <description>RAM error interrupt enable</description>
  31939. <bitOffset>19</bitOffset>
  31940. <bitWidth>1</bitWidth>
  31941. </field>
  31942. <field>
  31943. <name>PROCENDIE</name>
  31944. <description>End of operation interrupt enable</description>
  31945. <bitOffset>17</bitOffset>
  31946. <bitWidth>1</bitWidth>
  31947. </field>
  31948. <field>
  31949. <name>MODE</name>
  31950. <description>PKA Operation Mode</description>
  31951. <bitOffset>8</bitOffset>
  31952. <bitWidth>6</bitWidth>
  31953. </field>
  31954. <field>
  31955. <name>SECLVL</name>
  31956. <description>Security Enable</description>
  31957. <bitOffset>2</bitOffset>
  31958. <bitWidth>1</bitWidth>
  31959. </field>
  31960. <field>
  31961. <name>START</name>
  31962. <description>Start the operation</description>
  31963. <bitOffset>1</bitOffset>
  31964. <bitWidth>1</bitWidth>
  31965. </field>
  31966. <field>
  31967. <name>EN</name>
  31968. <description>Peripheral Enable</description>
  31969. <bitOffset>0</bitOffset>
  31970. <bitWidth>1</bitWidth>
  31971. </field>
  31972. </fields>
  31973. </register>
  31974. <register>
  31975. <name>SR</name>
  31976. <displayName>SR</displayName>
  31977. <description>PKA status register</description>
  31978. <addressOffset>0x4</addressOffset>
  31979. <size>0x20</size>
  31980. <access>read-only</access>
  31981. <resetValue>0x00000000</resetValue>
  31982. <fields>
  31983. <field>
  31984. <name>ADDRERRF</name>
  31985. <description>Address error flag</description>
  31986. <bitOffset>20</bitOffset>
  31987. <bitWidth>1</bitWidth>
  31988. </field>
  31989. <field>
  31990. <name>RAMERRF</name>
  31991. <description>RAM error flag</description>
  31992. <bitOffset>19</bitOffset>
  31993. <bitWidth>1</bitWidth>
  31994. </field>
  31995. <field>
  31996. <name>PROCENDF</name>
  31997. <description>PKA End of Operation flag</description>
  31998. <bitOffset>17</bitOffset>
  31999. <bitWidth>1</bitWidth>
  32000. </field>
  32001. <field>
  32002. <name>BUSY</name>
  32003. <description>PKA Operation in progress</description>
  32004. <bitOffset>16</bitOffset>
  32005. <bitWidth>1</bitWidth>
  32006. </field>
  32007. </fields>
  32008. </register>
  32009. <register>
  32010. <name>CLRFR</name>
  32011. <displayName>CLRFR</displayName>
  32012. <description>PKA clear flag register</description>
  32013. <addressOffset>0x8</addressOffset>
  32014. <size>0x20</size>
  32015. <access>read-write</access>
  32016. <resetValue>0x00000000</resetValue>
  32017. <fields>
  32018. <field>
  32019. <name>ADDRERRFC</name>
  32020. <description>Clear Address error flag</description>
  32021. <bitOffset>20</bitOffset>
  32022. <bitWidth>1</bitWidth>
  32023. </field>
  32024. <field>
  32025. <name>RAMERRFC</name>
  32026. <description>Clear RAM error flag</description>
  32027. <bitOffset>19</bitOffset>
  32028. <bitWidth>1</bitWidth>
  32029. </field>
  32030. <field>
  32031. <name>PROCENDFC</name>
  32032. <description>Clear PKA End of Operation flag</description>
  32033. <bitOffset>17</bitOffset>
  32034. <bitWidth>1</bitWidth>
  32035. </field>
  32036. </fields>
  32037. </register>
  32038. <register>
  32039. <name>VERR</name>
  32040. <displayName>VERR</displayName>
  32041. <description>PKA version register</description>
  32042. <addressOffset>0x1FF4</addressOffset>
  32043. <size>0x20</size>
  32044. <access>read-only</access>
  32045. <resetValue>0x00000010</resetValue>
  32046. <fields>
  32047. <field>
  32048. <name>MINREV</name>
  32049. <description>Minor revision</description>
  32050. <bitOffset>0</bitOffset>
  32051. <bitWidth>4</bitWidth>
  32052. </field>
  32053. <field>
  32054. <name>MAJREV</name>
  32055. <description>Major revision</description>
  32056. <bitOffset>4</bitOffset>
  32057. <bitWidth>4</bitWidth>
  32058. </field>
  32059. </fields>
  32060. </register>
  32061. <register>
  32062. <name>IPIDR</name>
  32063. <displayName>IPIDR</displayName>
  32064. <description>PKA identification register</description>
  32065. <addressOffset>0x1FF8</addressOffset>
  32066. <size>0x20</size>
  32067. <access>read-only</access>
  32068. <resetValue>0x00170061</resetValue>
  32069. <fields>
  32070. <field>
  32071. <name>ID</name>
  32072. <description>Identification Code</description>
  32073. <bitOffset>0</bitOffset>
  32074. <bitWidth>32</bitWidth>
  32075. </field>
  32076. </fields>
  32077. </register>
  32078. <register>
  32079. <name>SIDR</name>
  32080. <displayName>SIDR</displayName>
  32081. <description>PKA size ID register</description>
  32082. <addressOffset>0x1FFC</addressOffset>
  32083. <size>0x20</size>
  32084. <access>read-only</access>
  32085. <resetValue>0xA3C5DD08</resetValue>
  32086. <fields>
  32087. <field>
  32088. <name>SID</name>
  32089. <description>Side Identification Code</description>
  32090. <bitOffset>0</bitOffset>
  32091. <bitWidth>32</bitWidth>
  32092. </field>
  32093. </fields>
  32094. </register>
  32095. </registers>
  32096. </peripheral>
  32097. <peripheral>
  32098. <name>IPCC</name>
  32099. <description>IPCC</description>
  32100. <groupName>IPCC</groupName>
  32101. <baseAddress>0x58000C00</baseAddress>
  32102. <addressBlock>
  32103. <offset>0x0</offset>
  32104. <size>0x400</size>
  32105. <usage>registers</usage>
  32106. </addressBlock>
  32107. <interrupt>
  32108. <name>IPCC_C1_RX_IT</name>
  32109. <description>IPCC CPU1 RX occupied interrupt</description>
  32110. <value>44</value>
  32111. </interrupt>
  32112. <interrupt>
  32113. <name>IPCC_C1_TX_IT</name>
  32114. <description>IPCC CPU1 TX free interrupt</description>
  32115. <value>45</value>
  32116. </interrupt>
  32117. <registers>
  32118. <register>
  32119. <name>C1CR</name>
  32120. <displayName>C1CR</displayName>
  32121. <description>Control register CPU1</description>
  32122. <addressOffset>0x0</addressOffset>
  32123. <size>0x20</size>
  32124. <access>read-write</access>
  32125. <resetValue>0x00000000</resetValue>
  32126. <fields>
  32127. <field>
  32128. <name>TXFIE</name>
  32129. <description>processor 1 Transmit channel free interrupt enable</description>
  32130. <bitOffset>16</bitOffset>
  32131. <bitWidth>1</bitWidth>
  32132. </field>
  32133. <field>
  32134. <name>RXOIE</name>
  32135. <description>processor 1 Receive channel occupied interrupt enable</description>
  32136. <bitOffset>0</bitOffset>
  32137. <bitWidth>1</bitWidth>
  32138. </field>
  32139. </fields>
  32140. </register>
  32141. <register>
  32142. <name>C1MR</name>
  32143. <displayName>C1MR</displayName>
  32144. <description>Mask register CPU1</description>
  32145. <addressOffset>0x4</addressOffset>
  32146. <size>0x20</size>
  32147. <access>read-write</access>
  32148. <resetValue>0xFFFFFFFF</resetValue>
  32149. <fields>
  32150. <field>
  32151. <name>CH6FM</name>
  32152. <description>processor 1 Transmit channel 6 free interrupt mask</description>
  32153. <bitOffset>21</bitOffset>
  32154. <bitWidth>1</bitWidth>
  32155. </field>
  32156. <field>
  32157. <name>CH5FM</name>
  32158. <description>processor 1 Transmit channel 5 free interrupt mask</description>
  32159. <bitOffset>20</bitOffset>
  32160. <bitWidth>1</bitWidth>
  32161. </field>
  32162. <field>
  32163. <name>CH4FM</name>
  32164. <description>processor 1 Transmit channel 4 free interrupt mask</description>
  32165. <bitOffset>19</bitOffset>
  32166. <bitWidth>1</bitWidth>
  32167. </field>
  32168. <field>
  32169. <name>CH3FM</name>
  32170. <description>processor 1 Transmit channel 3 free interrupt mask</description>
  32171. <bitOffset>18</bitOffset>
  32172. <bitWidth>1</bitWidth>
  32173. </field>
  32174. <field>
  32175. <name>CH2FM</name>
  32176. <description>processor 1 Transmit channel 2 free interrupt mask</description>
  32177. <bitOffset>17</bitOffset>
  32178. <bitWidth>1</bitWidth>
  32179. </field>
  32180. <field>
  32181. <name>CH1FM</name>
  32182. <description>processor 1 Transmit channel 1 free interrupt mask</description>
  32183. <bitOffset>16</bitOffset>
  32184. <bitWidth>1</bitWidth>
  32185. </field>
  32186. <field>
  32187. <name>CH6OM</name>
  32188. <description>processor 1 Receive channel 6 occupied interrupt enable</description>
  32189. <bitOffset>5</bitOffset>
  32190. <bitWidth>1</bitWidth>
  32191. </field>
  32192. <field>
  32193. <name>CH5OM</name>
  32194. <description>processor 1 Receive channel 5 occupied interrupt enable</description>
  32195. <bitOffset>4</bitOffset>
  32196. <bitWidth>1</bitWidth>
  32197. </field>
  32198. <field>
  32199. <name>CH4OM</name>
  32200. <description>processor 1 Receive channel 4 occupied interrupt enable</description>
  32201. <bitOffset>3</bitOffset>
  32202. <bitWidth>1</bitWidth>
  32203. </field>
  32204. <field>
  32205. <name>CH3OM</name>
  32206. <description>processor 1 Receive channel 3 occupied interrupt enable</description>
  32207. <bitOffset>2</bitOffset>
  32208. <bitWidth>1</bitWidth>
  32209. </field>
  32210. <field>
  32211. <name>CH2OM</name>
  32212. <description>processor 1 Receive channel 2 occupied interrupt enable</description>
  32213. <bitOffset>1</bitOffset>
  32214. <bitWidth>1</bitWidth>
  32215. </field>
  32216. <field>
  32217. <name>CH1OM</name>
  32218. <description>processor 1 Receive channel 1 occupied interrupt enable</description>
  32219. <bitOffset>0</bitOffset>
  32220. <bitWidth>1</bitWidth>
  32221. </field>
  32222. </fields>
  32223. </register>
  32224. <register>
  32225. <name>C1SCR</name>
  32226. <displayName>C1SCR</displayName>
  32227. <description>Status Set or Clear register CPU1</description>
  32228. <addressOffset>0x8</addressOffset>
  32229. <size>0x20</size>
  32230. <access>write-only</access>
  32231. <resetValue>0x00000000</resetValue>
  32232. <fields>
  32233. <field>
  32234. <name>CH6S</name>
  32235. <description>processor 1 Transmit channel 6 status set</description>
  32236. <bitOffset>21</bitOffset>
  32237. <bitWidth>1</bitWidth>
  32238. </field>
  32239. <field>
  32240. <name>CH5S</name>
  32241. <description>processor 1 Transmit channel 5 status set</description>
  32242. <bitOffset>20</bitOffset>
  32243. <bitWidth>1</bitWidth>
  32244. </field>
  32245. <field>
  32246. <name>CH4S</name>
  32247. <description>processor 1 Transmit channel 4 status set</description>
  32248. <bitOffset>19</bitOffset>
  32249. <bitWidth>1</bitWidth>
  32250. </field>
  32251. <field>
  32252. <name>CH3S</name>
  32253. <description>processor 1 Transmit channel 3 status set</description>
  32254. <bitOffset>18</bitOffset>
  32255. <bitWidth>1</bitWidth>
  32256. </field>
  32257. <field>
  32258. <name>CH2S</name>
  32259. <description>processor 1 Transmit channel 2 status set</description>
  32260. <bitOffset>17</bitOffset>
  32261. <bitWidth>1</bitWidth>
  32262. </field>
  32263. <field>
  32264. <name>CH1S</name>
  32265. <description>processor 1 Transmit channel 1 status set</description>
  32266. <bitOffset>16</bitOffset>
  32267. <bitWidth>1</bitWidth>
  32268. </field>
  32269. <field>
  32270. <name>CH6C</name>
  32271. <description>processor 1 Receive channel 6 status clear</description>
  32272. <bitOffset>5</bitOffset>
  32273. <bitWidth>1</bitWidth>
  32274. </field>
  32275. <field>
  32276. <name>CH5C</name>
  32277. <description>processor 1 Receive channel 5 status clear</description>
  32278. <bitOffset>4</bitOffset>
  32279. <bitWidth>1</bitWidth>
  32280. </field>
  32281. <field>
  32282. <name>CH4C</name>
  32283. <description>processor 1 Receive channel 4 status clear</description>
  32284. <bitOffset>3</bitOffset>
  32285. <bitWidth>1</bitWidth>
  32286. </field>
  32287. <field>
  32288. <name>CH3C</name>
  32289. <description>processor 1 Receive channel 3 status clear</description>
  32290. <bitOffset>2</bitOffset>
  32291. <bitWidth>1</bitWidth>
  32292. </field>
  32293. <field>
  32294. <name>CH2C</name>
  32295. <description>processor 1 Receive channel 2 status clear</description>
  32296. <bitOffset>1</bitOffset>
  32297. <bitWidth>1</bitWidth>
  32298. </field>
  32299. <field>
  32300. <name>CH1C</name>
  32301. <description>processor 1 Receive channel 1 status clear</description>
  32302. <bitOffset>0</bitOffset>
  32303. <bitWidth>1</bitWidth>
  32304. </field>
  32305. </fields>
  32306. </register>
  32307. <register>
  32308. <name>C1TO2SR</name>
  32309. <displayName>C1TO2SR</displayName>
  32310. <description>CPU1 to CPU2 status register</description>
  32311. <addressOffset>0xC</addressOffset>
  32312. <size>0x20</size>
  32313. <access>read-only</access>
  32314. <resetValue>0x00000000</resetValue>
  32315. <fields>
  32316. <field>
  32317. <name>CH6F</name>
  32318. <description>processor 1 transmit to process 2 Receive channel 6 status flag</description>
  32319. <bitOffset>5</bitOffset>
  32320. <bitWidth>1</bitWidth>
  32321. </field>
  32322. <field>
  32323. <name>CH5F</name>
  32324. <description>processor 1 transmit to process 2 Receive channel 5 status flag</description>
  32325. <bitOffset>4</bitOffset>
  32326. <bitWidth>1</bitWidth>
  32327. </field>
  32328. <field>
  32329. <name>CH4F</name>
  32330. <description>processor 1 transmit to process 2 Receive channel 4 status flag</description>
  32331. <bitOffset>3</bitOffset>
  32332. <bitWidth>1</bitWidth>
  32333. </field>
  32334. <field>
  32335. <name>CH3F</name>
  32336. <description>processor 1 transmit to process 2 Receive channel 3 status flag</description>
  32337. <bitOffset>2</bitOffset>
  32338. <bitWidth>1</bitWidth>
  32339. </field>
  32340. <field>
  32341. <name>CH2F</name>
  32342. <description>processor 1 transmit to process 2 Receive channel 2 status flag</description>
  32343. <bitOffset>1</bitOffset>
  32344. <bitWidth>1</bitWidth>
  32345. </field>
  32346. <field>
  32347. <name>CH1F</name>
  32348. <description>processor 1 transmit to process 2 Receive channel 1 status flag</description>
  32349. <bitOffset>0</bitOffset>
  32350. <bitWidth>1</bitWidth>
  32351. </field>
  32352. </fields>
  32353. </register>
  32354. <register>
  32355. <name>C2CR</name>
  32356. <displayName>C2CR</displayName>
  32357. <description>Control register CPU2</description>
  32358. <addressOffset>0x10</addressOffset>
  32359. <size>0x20</size>
  32360. <access>read-write</access>
  32361. <resetValue>0x00000000</resetValue>
  32362. <fields>
  32363. <field>
  32364. <name>TXFIE</name>
  32365. <description>processor 2 Transmit channel free interrupt enable</description>
  32366. <bitOffset>16</bitOffset>
  32367. <bitWidth>1</bitWidth>
  32368. </field>
  32369. <field>
  32370. <name>RXOIE</name>
  32371. <description>processor 2 Receive channel occupied interrupt enable</description>
  32372. <bitOffset>0</bitOffset>
  32373. <bitWidth>1</bitWidth>
  32374. </field>
  32375. </fields>
  32376. </register>
  32377. <register>
  32378. <name>C2MR</name>
  32379. <displayName>C2MR</displayName>
  32380. <description>Mask register CPU2</description>
  32381. <addressOffset>0x14</addressOffset>
  32382. <size>0x20</size>
  32383. <access>read-write</access>
  32384. <resetValue>0xFFFFFFFF</resetValue>
  32385. <fields>
  32386. <field>
  32387. <name>CH6FM</name>
  32388. <description>processor 2 Transmit channel 6 free interrupt mask</description>
  32389. <bitOffset>21</bitOffset>
  32390. <bitWidth>1</bitWidth>
  32391. </field>
  32392. <field>
  32393. <name>CH5FM</name>
  32394. <description>processor 2 Transmit channel 5 free interrupt mask</description>
  32395. <bitOffset>20</bitOffset>
  32396. <bitWidth>1</bitWidth>
  32397. </field>
  32398. <field>
  32399. <name>CH4FM</name>
  32400. <description>processor 2 Transmit channel 4 free interrupt mask</description>
  32401. <bitOffset>19</bitOffset>
  32402. <bitWidth>1</bitWidth>
  32403. </field>
  32404. <field>
  32405. <name>CH3FM</name>
  32406. <description>processor 2 Transmit channel 3 free interrupt mask</description>
  32407. <bitOffset>18</bitOffset>
  32408. <bitWidth>1</bitWidth>
  32409. </field>
  32410. <field>
  32411. <name>CH2FM</name>
  32412. <description>processor 2 Transmit channel 2 free interrupt mask</description>
  32413. <bitOffset>17</bitOffset>
  32414. <bitWidth>1</bitWidth>
  32415. </field>
  32416. <field>
  32417. <name>CH1FM</name>
  32418. <description>processor 2 Transmit channel 1 free interrupt mask</description>
  32419. <bitOffset>16</bitOffset>
  32420. <bitWidth>1</bitWidth>
  32421. </field>
  32422. <field>
  32423. <name>CH6OM</name>
  32424. <description>processor 2 Receive channel 6 occupied interrupt enable</description>
  32425. <bitOffset>5</bitOffset>
  32426. <bitWidth>1</bitWidth>
  32427. </field>
  32428. <field>
  32429. <name>CH5OM</name>
  32430. <description>processor 2 Receive channel 5 occupied interrupt enable</description>
  32431. <bitOffset>4</bitOffset>
  32432. <bitWidth>1</bitWidth>
  32433. </field>
  32434. <field>
  32435. <name>CH4OM</name>
  32436. <description>processor 2 Receive channel 4 occupied interrupt enable</description>
  32437. <bitOffset>3</bitOffset>
  32438. <bitWidth>1</bitWidth>
  32439. </field>
  32440. <field>
  32441. <name>CH3OM</name>
  32442. <description>processor 2 Receive channel 3 occupied interrupt enable</description>
  32443. <bitOffset>2</bitOffset>
  32444. <bitWidth>1</bitWidth>
  32445. </field>
  32446. <field>
  32447. <name>CH2OM</name>
  32448. <description>processor 2 Receive channel 2 occupied interrupt enable</description>
  32449. <bitOffset>1</bitOffset>
  32450. <bitWidth>1</bitWidth>
  32451. </field>
  32452. <field>
  32453. <name>CH1OM</name>
  32454. <description>processor 2 Receive channel 1 occupied interrupt enable</description>
  32455. <bitOffset>0</bitOffset>
  32456. <bitWidth>1</bitWidth>
  32457. </field>
  32458. </fields>
  32459. </register>
  32460. <register>
  32461. <name>C2SCR</name>
  32462. <displayName>C2SCR</displayName>
  32463. <description>Status Set or Clear register CPU2</description>
  32464. <addressOffset>0x18</addressOffset>
  32465. <size>0x20</size>
  32466. <access>write-only</access>
  32467. <resetValue>0x00000000</resetValue>
  32468. <fields>
  32469. <field>
  32470. <name>CH6S</name>
  32471. <description>processor 2 Transmit channel 6 status set</description>
  32472. <bitOffset>21</bitOffset>
  32473. <bitWidth>1</bitWidth>
  32474. </field>
  32475. <field>
  32476. <name>CH5S</name>
  32477. <description>processor 2 Transmit channel 5 status set</description>
  32478. <bitOffset>20</bitOffset>
  32479. <bitWidth>1</bitWidth>
  32480. </field>
  32481. <field>
  32482. <name>CH4S</name>
  32483. <description>processor 2 Transmit channel 4 status set</description>
  32484. <bitOffset>19</bitOffset>
  32485. <bitWidth>1</bitWidth>
  32486. </field>
  32487. <field>
  32488. <name>CH3S</name>
  32489. <description>processor 2 Transmit channel 3 status set</description>
  32490. <bitOffset>18</bitOffset>
  32491. <bitWidth>1</bitWidth>
  32492. </field>
  32493. <field>
  32494. <name>CH2S</name>
  32495. <description>processor 2 Transmit channel 2 status set</description>
  32496. <bitOffset>17</bitOffset>
  32497. <bitWidth>1</bitWidth>
  32498. </field>
  32499. <field>
  32500. <name>CH1S</name>
  32501. <description>processor 2 Transmit channel 1 status set</description>
  32502. <bitOffset>16</bitOffset>
  32503. <bitWidth>1</bitWidth>
  32504. </field>
  32505. <field>
  32506. <name>CH6C</name>
  32507. <description>processor 2 Receive channel 6 status clear</description>
  32508. <bitOffset>5</bitOffset>
  32509. <bitWidth>1</bitWidth>
  32510. </field>
  32511. <field>
  32512. <name>CH5C</name>
  32513. <description>processor 2 Receive channel 5 status clear</description>
  32514. <bitOffset>4</bitOffset>
  32515. <bitWidth>1</bitWidth>
  32516. </field>
  32517. <field>
  32518. <name>CH4C</name>
  32519. <description>processor 2 Receive channel 4 status clear</description>
  32520. <bitOffset>3</bitOffset>
  32521. <bitWidth>1</bitWidth>
  32522. </field>
  32523. <field>
  32524. <name>CH3C</name>
  32525. <description>processor 2 Receive channel 3 status clear</description>
  32526. <bitOffset>2</bitOffset>
  32527. <bitWidth>1</bitWidth>
  32528. </field>
  32529. <field>
  32530. <name>CH2C</name>
  32531. <description>processor 2 Receive channel 2 status clear</description>
  32532. <bitOffset>1</bitOffset>
  32533. <bitWidth>1</bitWidth>
  32534. </field>
  32535. <field>
  32536. <name>CH1C</name>
  32537. <description>processor 2 Receive channel 1 status clear</description>
  32538. <bitOffset>0</bitOffset>
  32539. <bitWidth>1</bitWidth>
  32540. </field>
  32541. </fields>
  32542. </register>
  32543. <register>
  32544. <name>C2TOC1SR</name>
  32545. <displayName>C2TOC1SR</displayName>
  32546. <description>CPU2 to CPU1 status register</description>
  32547. <addressOffset>0x1C</addressOffset>
  32548. <size>0x20</size>
  32549. <access>read-only</access>
  32550. <resetValue>0x00000000</resetValue>
  32551. <fields>
  32552. <field>
  32553. <name>CH6F</name>
  32554. <description>processor 2 transmit to process 1 Receive channel 6 status flag</description>
  32555. <bitOffset>5</bitOffset>
  32556. <bitWidth>1</bitWidth>
  32557. </field>
  32558. <field>
  32559. <name>CH5F</name>
  32560. <description>processor 2 transmit to process 1 Receive channel 5 status flag</description>
  32561. <bitOffset>4</bitOffset>
  32562. <bitWidth>1</bitWidth>
  32563. </field>
  32564. <field>
  32565. <name>CH4F</name>
  32566. <description>processor 2 transmit to process 1 Receive channel 4 status flag</description>
  32567. <bitOffset>3</bitOffset>
  32568. <bitWidth>1</bitWidth>
  32569. </field>
  32570. <field>
  32571. <name>CH3F</name>
  32572. <description>processor 2 transmit to process 1 Receive channel 3 status flag</description>
  32573. <bitOffset>2</bitOffset>
  32574. <bitWidth>1</bitWidth>
  32575. </field>
  32576. <field>
  32577. <name>CH2F</name>
  32578. <description>processor 2 transmit to process 1 Receive channel 2 status flag</description>
  32579. <bitOffset>1</bitOffset>
  32580. <bitWidth>1</bitWidth>
  32581. </field>
  32582. <field>
  32583. <name>CH1F</name>
  32584. <description>processor 2 transmit to process 1 Receive channel 1 status flag</description>
  32585. <bitOffset>0</bitOffset>
  32586. <bitWidth>1</bitWidth>
  32587. </field>
  32588. </fields>
  32589. </register>
  32590. <register>
  32591. <name>HWCFGR</name>
  32592. <displayName>HWCFGR</displayName>
  32593. <description>IPCC Hardware configuration register</description>
  32594. <addressOffset>0x3F0</addressOffset>
  32595. <size>0x20</size>
  32596. <access>read-only</access>
  32597. <resetValue>0x00000006</resetValue>
  32598. <fields>
  32599. <field>
  32600. <name>CHANNELS</name>
  32601. <description>Number of channels per CPU supported by the IP, range 1 to 16</description>
  32602. <bitOffset>0</bitOffset>
  32603. <bitWidth>8</bitWidth>
  32604. </field>
  32605. </fields>
  32606. </register>
  32607. <register>
  32608. <name>VERR</name>
  32609. <displayName>VERR</displayName>
  32610. <description>IPCC version register</description>
  32611. <addressOffset>0x3F4</addressOffset>
  32612. <size>0x20</size>
  32613. <access>read-only</access>
  32614. <resetValue>0x00000010</resetValue>
  32615. <fields>
  32616. <field>
  32617. <name>MAJREV</name>
  32618. <description>Major Revision</description>
  32619. <bitOffset>4</bitOffset>
  32620. <bitWidth>4</bitWidth>
  32621. </field>
  32622. <field>
  32623. <name>MINREV</name>
  32624. <description>Minor Revision</description>
  32625. <bitOffset>0</bitOffset>
  32626. <bitWidth>4</bitWidth>
  32627. </field>
  32628. </fields>
  32629. </register>
  32630. <register>
  32631. <name>IPIDR</name>
  32632. <displayName>IPIDR</displayName>
  32633. <description>IPCC indentification register</description>
  32634. <addressOffset>0x3F8</addressOffset>
  32635. <size>0x20</size>
  32636. <access>read-only</access>
  32637. <resetValue>0x00100071</resetValue>
  32638. <fields>
  32639. <field>
  32640. <name>IPID</name>
  32641. <description>Identification Code</description>
  32642. <bitOffset>0</bitOffset>
  32643. <bitWidth>32</bitWidth>
  32644. </field>
  32645. </fields>
  32646. </register>
  32647. <register>
  32648. <name>SIDR</name>
  32649. <displayName>SIDR</displayName>
  32650. <description>IPCC size indentification register</description>
  32651. <addressOffset>0x3FC</addressOffset>
  32652. <size>0x20</size>
  32653. <access>read-only</access>
  32654. <resetValue>0xA3C5DD01</resetValue>
  32655. <fields>
  32656. <field>
  32657. <name>SID</name>
  32658. <description>Size Identification Code</description>
  32659. <bitOffset>0</bitOffset>
  32660. <bitWidth>32</bitWidth>
  32661. </field>
  32662. </fields>
  32663. </register>
  32664. </registers>
  32665. </peripheral>
  32666. <peripheral>
  32667. <name>EXTI</name>
  32668. <description>External interrupt/event controller</description>
  32669. <groupName>EXTI</groupName>
  32670. <baseAddress>0x58000800</baseAddress>
  32671. <addressBlock>
  32672. <offset>0x0</offset>
  32673. <size>0x400</size>
  32674. <usage>registers</usage>
  32675. </addressBlock>
  32676. <interrupt>
  32677. <name>PVD</name>
  32678. <description>PVD through EXTI[16] (C1IMR2[20])</description>
  32679. <value>1</value>
  32680. </interrupt>
  32681. <interrupt>
  32682. <name>EXTI0</name>
  32683. <description>EXTI line 0 interrupt through
  32684. EXTI[0]</description>
  32685. <value>6</value>
  32686. </interrupt>
  32687. <interrupt>
  32688. <name>EXTI1</name>
  32689. <description>EXTI line 0 interrupt through
  32690. EXTI[1]</description>
  32691. <value>7</value>
  32692. </interrupt>
  32693. <interrupt>
  32694. <name>EXTI2</name>
  32695. <description>EXTI line 0 interrupt through
  32696. EXTI[2]</description>
  32697. <value>8</value>
  32698. </interrupt>
  32699. <interrupt>
  32700. <name>EXTI3</name>
  32701. <description>EXTI line 0 interrupt through
  32702. EXTI[3]</description>
  32703. <value>9</value>
  32704. </interrupt>
  32705. <interrupt>
  32706. <name>EXTI4</name>
  32707. <description>EXTI line 0 interrupt through
  32708. EXTI[4]</description>
  32709. <value>10</value>
  32710. </interrupt>
  32711. <interrupt>
  32712. <name>C2SEV</name>
  32713. <description>CPU2 SEV through EXTI[40]</description>
  32714. <value>21</value>
  32715. </interrupt>
  32716. <interrupt>
  32717. <name>EXTI5_9</name>
  32718. <description>EXTI line [9:5] interrupt through
  32719. EXTI[9:5]</description>
  32720. <value>23</value>
  32721. </interrupt>
  32722. <interrupt>
  32723. <name>EXTI10_15</name>
  32724. <description>EXTI line [15:10] interrupt through
  32725. EXTI[15:10]</description>
  32726. <value>40</value>
  32727. </interrupt>
  32728. <registers>
  32729. <register>
  32730. <name>RTSR1</name>
  32731. <displayName>RTSR1</displayName>
  32732. <description>rising trigger selection register</description>
  32733. <addressOffset>0x0</addressOffset>
  32734. <size>0x20</size>
  32735. <access>read-write</access>
  32736. <resetValue>0x00000000</resetValue>
  32737. <fields>
  32738. <field>
  32739. <name>RT</name>
  32740. <description>Rising trigger event configuration bit of Configurable Event input</description>
  32741. <bitOffset>0</bitOffset>
  32742. <bitWidth>22</bitWidth>
  32743. </field>
  32744. <field>
  32745. <name>RT_31</name>
  32746. <description>Rising trigger event configuration bit of Configurable Event input</description>
  32747. <bitOffset>31</bitOffset>
  32748. <bitWidth>1</bitWidth>
  32749. </field>
  32750. </fields>
  32751. </register>
  32752. <register>
  32753. <name>FTSR1</name>
  32754. <displayName>FTSR1</displayName>
  32755. <description>falling trigger selection register</description>
  32756. <addressOffset>0x4</addressOffset>
  32757. <size>0x20</size>
  32758. <access>read-write</access>
  32759. <resetValue>0x00000000</resetValue>
  32760. <fields>
  32761. <field>
  32762. <name>FT</name>
  32763. <description>Falling trigger event configuration bit of Configurable Event input</description>
  32764. <bitOffset>0</bitOffset>
  32765. <bitWidth>22</bitWidth>
  32766. </field>
  32767. <field>
  32768. <name>FT_31</name>
  32769. <description>Falling trigger event configuration bit of Configurable Event input</description>
  32770. <bitOffset>31</bitOffset>
  32771. <bitWidth>1</bitWidth>
  32772. </field>
  32773. </fields>
  32774. </register>
  32775. <register>
  32776. <name>SWIER1</name>
  32777. <displayName>SWIER1</displayName>
  32778. <description>software interrupt event register</description>
  32779. <addressOffset>0x8</addressOffset>
  32780. <size>0x20</size>
  32781. <access>read-write</access>
  32782. <resetValue>0x00000000</resetValue>
  32783. <fields>
  32784. <field>
  32785. <name>SWI</name>
  32786. <description>Software interrupt on event</description>
  32787. <bitOffset>0</bitOffset>
  32788. <bitWidth>22</bitWidth>
  32789. </field>
  32790. <field>
  32791. <name>SWI_31</name>
  32792. <description>Software interrupt on event</description>
  32793. <bitOffset>31</bitOffset>
  32794. <bitWidth>1</bitWidth>
  32795. </field>
  32796. </fields>
  32797. </register>
  32798. <register>
  32799. <name>PR1</name>
  32800. <displayName>PR1</displayName>
  32801. <description>EXTI pending register</description>
  32802. <addressOffset>0xC</addressOffset>
  32803. <size>0x20</size>
  32804. <access>read-write</access>
  32805. <resetValue>0x00000000</resetValue>
  32806. <fields>
  32807. <field>
  32808. <name>PIF</name>
  32809. <description>Configurable event inputs Pending bit</description>
  32810. <bitOffset>0</bitOffset>
  32811. <bitWidth>22</bitWidth>
  32812. </field>
  32813. <field>
  32814. <name>PIF_31</name>
  32815. <description>Configurable event inputs Pending bit</description>
  32816. <bitOffset>31</bitOffset>
  32817. <bitWidth>1</bitWidth>
  32818. </field>
  32819. </fields>
  32820. </register>
  32821. <register>
  32822. <name>RTSR2</name>
  32823. <displayName>RTSR2</displayName>
  32824. <description>rising trigger selection register</description>
  32825. <addressOffset>0x20</addressOffset>
  32826. <size>0x20</size>
  32827. <access>read-write</access>
  32828. <resetValue>0x00000000</resetValue>
  32829. <fields>
  32830. <field>
  32831. <name>RT33</name>
  32832. <description>Rising trigger event configuration bit of Configurable Event input</description>
  32833. <bitOffset>1</bitOffset>
  32834. <bitWidth>1</bitWidth>
  32835. </field>
  32836. <field>
  32837. <name>RT40_41</name>
  32838. <description>Rising trigger event configuration bit of Configurable Event input</description>
  32839. <bitOffset>8</bitOffset>
  32840. <bitWidth>2</bitWidth>
  32841. </field>
  32842. </fields>
  32843. </register>
  32844. <register>
  32845. <name>FTSR2</name>
  32846. <displayName>FTSR2</displayName>
  32847. <description>falling trigger selection register</description>
  32848. <addressOffset>0x24</addressOffset>
  32849. <size>0x20</size>
  32850. <access>read-write</access>
  32851. <resetValue>0x00000000</resetValue>
  32852. <fields>
  32853. <field>
  32854. <name>FT33</name>
  32855. <description>Falling trigger event configuration bit of Configurable Event input</description>
  32856. <bitOffset>1</bitOffset>
  32857. <bitWidth>1</bitWidth>
  32858. </field>
  32859. <field>
  32860. <name>FT40_41</name>
  32861. <description>Falling trigger event configuration bit of Configurable Event input</description>
  32862. <bitOffset>8</bitOffset>
  32863. <bitWidth>2</bitWidth>
  32864. </field>
  32865. </fields>
  32866. </register>
  32867. <register>
  32868. <name>SWIER2</name>
  32869. <displayName>SWIER2</displayName>
  32870. <description>software interrupt event register</description>
  32871. <addressOffset>0x28</addressOffset>
  32872. <size>0x20</size>
  32873. <access>read-write</access>
  32874. <resetValue>0x00000000</resetValue>
  32875. <fields>
  32876. <field>
  32877. <name>SWI33</name>
  32878. <description>Software interrupt on event</description>
  32879. <bitOffset>1</bitOffset>
  32880. <bitWidth>1</bitWidth>
  32881. </field>
  32882. <field>
  32883. <name>SWI40_41</name>
  32884. <description>Software interrupt on event</description>
  32885. <bitOffset>8</bitOffset>
  32886. <bitWidth>2</bitWidth>
  32887. </field>
  32888. </fields>
  32889. </register>
  32890. <register>
  32891. <name>PR2</name>
  32892. <displayName>PR2</displayName>
  32893. <description>pending register</description>
  32894. <addressOffset>0x2C</addressOffset>
  32895. <size>0x20</size>
  32896. <access>read-write</access>
  32897. <resetValue>0x00000000</resetValue>
  32898. <fields>
  32899. <field>
  32900. <name>PIF33</name>
  32901. <description>Configurable event inputs x+32 Pending bit.</description>
  32902. <bitOffset>1</bitOffset>
  32903. <bitWidth>1</bitWidth>
  32904. </field>
  32905. <field>
  32906. <name>PIF40_41</name>
  32907. <description>Configurable event inputs x+32 Pending bit.</description>
  32908. <bitOffset>8</bitOffset>
  32909. <bitWidth>2</bitWidth>
  32910. </field>
  32911. </fields>
  32912. </register>
  32913. <register>
  32914. <name>C1IMR1</name>
  32915. <displayName>C1IMR1</displayName>
  32916. <description>CPUm wakeup with interrupt mask register</description>
  32917. <addressOffset>0x80</addressOffset>
  32918. <size>0x20</size>
  32919. <access>read-write</access>
  32920. <resetValue>0x7FC00000</resetValue>
  32921. <fields>
  32922. <field>
  32923. <name>IM</name>
  32924. <description>CPU(m) wakeup with interrupt Mask on Event input</description>
  32925. <bitOffset>0</bitOffset>
  32926. <bitWidth>32</bitWidth>
  32927. </field>
  32928. </fields>
  32929. </register>
  32930. <register>
  32931. <name>C2IMR1</name>
  32932. <displayName>C2IMR1</displayName>
  32933. <description>CPUm wakeup with interrupt mask register</description>
  32934. <addressOffset>0xC0</addressOffset>
  32935. <size>0x20</size>
  32936. <access>read-write</access>
  32937. <resetValue>0x7FC00000</resetValue>
  32938. <fields>
  32939. <field>
  32940. <name>IM</name>
  32941. <description>CPU(m) wakeup with interrupt Mask on Event input</description>
  32942. <bitOffset>0</bitOffset>
  32943. <bitWidth>32</bitWidth>
  32944. </field>
  32945. </fields>
  32946. </register>
  32947. <register>
  32948. <name>C1EMR1</name>
  32949. <displayName>C1EMR1</displayName>
  32950. <description>CPUm wakeup with event mask register</description>
  32951. <addressOffset>0x84</addressOffset>
  32952. <size>0x20</size>
  32953. <access>read-write</access>
  32954. <resetValue>0x00000000</resetValue>
  32955. <fields>
  32956. <field>
  32957. <name>EM0_15</name>
  32958. <description>CPU(m) Wakeup with event generation Mask on Event input</description>
  32959. <bitOffset>0</bitOffset>
  32960. <bitWidth>16</bitWidth>
  32961. </field>
  32962. <field>
  32963. <name>EM17_21</name>
  32964. <description>CPU(m) Wakeup with event generation Mask on Event input</description>
  32965. <bitOffset>17</bitOffset>
  32966. <bitWidth>5</bitWidth>
  32967. </field>
  32968. </fields>
  32969. </register>
  32970. <register>
  32971. <name>C2EMR1</name>
  32972. <displayName>C2EMR1</displayName>
  32973. <description>CPUm wakeup with event mask register</description>
  32974. <addressOffset>0xC4</addressOffset>
  32975. <size>0x20</size>
  32976. <access>read-write</access>
  32977. <resetValue>0x00000000</resetValue>
  32978. <fields>
  32979. <field>
  32980. <name>EM0_15</name>
  32981. <description>CPU(m) Wakeup with event generation Mask on Event input</description>
  32982. <bitOffset>0</bitOffset>
  32983. <bitWidth>16</bitWidth>
  32984. </field>
  32985. <field>
  32986. <name>EM17_21</name>
  32987. <description>CPU(m) Wakeup with event generation Mask on Event input</description>
  32988. <bitOffset>17</bitOffset>
  32989. <bitWidth>5</bitWidth>
  32990. </field>
  32991. </fields>
  32992. </register>
  32993. <register>
  32994. <name>C1IMR2</name>
  32995. <displayName>C1IMR2</displayName>
  32996. <description>CPUm wakeup with interrupt mask register</description>
  32997. <addressOffset>0x90</addressOffset>
  32998. <size>0x20</size>
  32999. <access>read-write</access>
  33000. <resetValue>0x0001FCFD</resetValue>
  33001. <fields>
  33002. <field>
  33003. <name>IM</name>
  33004. <description>CPUm Wakeup with interrupt Mask on Event input</description>
  33005. <bitOffset>0</bitOffset>
  33006. <bitWidth>17</bitWidth>
  33007. </field>
  33008. </fields>
  33009. </register>
  33010. <register>
  33011. <name>C2IMR2</name>
  33012. <displayName>C2IMR2</displayName>
  33013. <description>CPUm wakeup with interrupt mask register</description>
  33014. <addressOffset>0xD0</addressOffset>
  33015. <size>0x20</size>
  33016. <access>read-write</access>
  33017. <resetValue>0x0001FCFD</resetValue>
  33018. <fields>
  33019. <field>
  33020. <name>IM</name>
  33021. <description>CPUm Wakeup with interrupt Mask on Event input</description>
  33022. <bitOffset>0</bitOffset>
  33023. <bitWidth>17</bitWidth>
  33024. </field>
  33025. </fields>
  33026. </register>
  33027. <register>
  33028. <name>C1EMR2</name>
  33029. <displayName>C1EMR2</displayName>
  33030. <description>CPUm wakeup with event mask register</description>
  33031. <addressOffset>0x94</addressOffset>
  33032. <size>0x20</size>
  33033. <access>read-write</access>
  33034. <resetValue>0x00000000</resetValue>
  33035. <fields>
  33036. <field>
  33037. <name>EM</name>
  33038. <description>CPU(m) Wakeup with event generation Mask on Event input</description>
  33039. <bitOffset>8</bitOffset>
  33040. <bitWidth>2</bitWidth>
  33041. </field>
  33042. </fields>
  33043. </register>
  33044. <register>
  33045. <name>C2EMR2</name>
  33046. <displayName>C2EMR2</displayName>
  33047. <description>CPUm wakeup with event mask register</description>
  33048. <addressOffset>0xD4</addressOffset>
  33049. <size>0x20</size>
  33050. <access>read-write</access>
  33051. <resetValue>0x00000000</resetValue>
  33052. <fields>
  33053. <field>
  33054. <name>EM</name>
  33055. <description>CPU(m) Wakeup with event generation Mask on Event input</description>
  33056. <bitOffset>8</bitOffset>
  33057. <bitWidth>2</bitWidth>
  33058. </field>
  33059. </fields>
  33060. </register>
  33061. <register>
  33062. <name>HWCFGR5</name>
  33063. <displayName>HWCFGR5</displayName>
  33064. <description>Hardware configuration registers</description>
  33065. <addressOffset>0x3E0</addressOffset>
  33066. <size>0x20</size>
  33067. <access>read-only</access>
  33068. <resetValue>0x003EFFFF</resetValue>
  33069. <fields>
  33070. <field>
  33071. <name>CPUEVENT</name>
  33072. <description>HW configuration CPU event generation</description>
  33073. <bitOffset>0</bitOffset>
  33074. <bitWidth>32</bitWidth>
  33075. </field>
  33076. </fields>
  33077. </register>
  33078. <register>
  33079. <name>HWCFGR6</name>
  33080. <displayName>HWCFGR6</displayName>
  33081. <description>Hardware configuration registers</description>
  33082. <addressOffset>0x3DC</addressOffset>
  33083. <size>0x20</size>
  33084. <access>read-only</access>
  33085. <resetValue>0x00000300</resetValue>
  33086. <fields>
  33087. <field>
  33088. <name>CPUEVENT</name>
  33089. <description>HW configuration CPU event generation</description>
  33090. <bitOffset>0</bitOffset>
  33091. <bitWidth>32</bitWidth>
  33092. </field>
  33093. </fields>
  33094. </register>
  33095. <register>
  33096. <name>HWCFGR7</name>
  33097. <displayName>HWCFGR7</displayName>
  33098. <description>EXTI Hardware configuration registers</description>
  33099. <addressOffset>0x3D8</addressOffset>
  33100. <size>0x20</size>
  33101. <access>read-only</access>
  33102. <resetValue>0x00000000</resetValue>
  33103. <fields>
  33104. <field>
  33105. <name>CPUEVENT</name>
  33106. <description>HW configuration CPU event generation</description>
  33107. <bitOffset>0</bitOffset>
  33108. <bitWidth>32</bitWidth>
  33109. </field>
  33110. </fields>
  33111. </register>
  33112. <register>
  33113. <name>HWCFGR2</name>
  33114. <displayName>HWCFGR2</displayName>
  33115. <description>Hardware configuration registers</description>
  33116. <addressOffset>0x3EC</addressOffset>
  33117. <size>0x20</size>
  33118. <access>read-only</access>
  33119. <resetValue>0x803FFFFF</resetValue>
  33120. <fields>
  33121. <field>
  33122. <name>EVENT_TRG</name>
  33123. <description>HW configuration event trigger type</description>
  33124. <bitOffset>0</bitOffset>
  33125. <bitWidth>32</bitWidth>
  33126. </field>
  33127. </fields>
  33128. </register>
  33129. <register>
  33130. <name>HWCFGR3</name>
  33131. <displayName>HWCFGR3</displayName>
  33132. <description>Hardware configuration registers</description>
  33133. <addressOffset>0x3E8</addressOffset>
  33134. <size>0x20</size>
  33135. <access>read-only</access>
  33136. <resetValue>0x00000302</resetValue>
  33137. <fields>
  33138. <field>
  33139. <name>EVENT_TRG</name>
  33140. <description>HW configuration event trigger type</description>
  33141. <bitOffset>0</bitOffset>
  33142. <bitWidth>32</bitWidth>
  33143. </field>
  33144. </fields>
  33145. </register>
  33146. <register>
  33147. <name>HWCFGR4</name>
  33148. <displayName>HWCFGR4</displayName>
  33149. <description>Hardware configuration registers</description>
  33150. <addressOffset>0x3E4</addressOffset>
  33151. <size>0x20</size>
  33152. <access>read-only</access>
  33153. <resetValue>0x00000000</resetValue>
  33154. <fields>
  33155. <field>
  33156. <name>EVENT_TRG</name>
  33157. <description>HW configuration event trigger type</description>
  33158. <bitOffset>0</bitOffset>
  33159. <bitWidth>32</bitWidth>
  33160. </field>
  33161. </fields>
  33162. </register>
  33163. <register>
  33164. <name>HWCFGR1</name>
  33165. <displayName>HWCFGR1</displayName>
  33166. <description>Hardware configuration register 1</description>
  33167. <addressOffset>0x3F0</addressOffset>
  33168. <size>0x20</size>
  33169. <access>read-only</access>
  33170. <resetValue>0x00003130</resetValue>
  33171. <fields>
  33172. <field>
  33173. <name>NBEVENTS</name>
  33174. <description>HW configuration number of event</description>
  33175. <bitOffset>0</bitOffset>
  33176. <bitWidth>8</bitWidth>
  33177. </field>
  33178. <field>
  33179. <name>NBCPUS</name>
  33180. <description>HW configuration number of CPUs</description>
  33181. <bitOffset>8</bitOffset>
  33182. <bitWidth>4</bitWidth>
  33183. </field>
  33184. <field>
  33185. <name>CPUEVTEN</name>
  33186. <description>HW configuration of CPU(m) event output enable</description>
  33187. <bitOffset>12</bitOffset>
  33188. <bitWidth>4</bitWidth>
  33189. </field>
  33190. </fields>
  33191. </register>
  33192. <register>
  33193. <name>VERR</name>
  33194. <displayName>VERR</displayName>
  33195. <description>EXTI IP Version register</description>
  33196. <addressOffset>0x3F4</addressOffset>
  33197. <size>0x20</size>
  33198. <access>read-only</access>
  33199. <resetValue>0X00000020</resetValue>
  33200. <fields>
  33201. <field>
  33202. <name>MINREV</name>
  33203. <description>Minor Revision number</description>
  33204. <bitOffset>0</bitOffset>
  33205. <bitWidth>4</bitWidth>
  33206. </field>
  33207. <field>
  33208. <name>MAJREV</name>
  33209. <description>Major Revision number</description>
  33210. <bitOffset>4</bitOffset>
  33211. <bitWidth>4</bitWidth>
  33212. </field>
  33213. </fields>
  33214. </register>
  33215. <register>
  33216. <name>IPIDR</name>
  33217. <displayName>IPIDR</displayName>
  33218. <description>Identification register</description>
  33219. <addressOffset>0x3F8</addressOffset>
  33220. <size>0x20</size>
  33221. <access>read-only</access>
  33222. <resetValue>0x000E0001</resetValue>
  33223. <fields>
  33224. <field>
  33225. <name>IPID</name>
  33226. <description>IP Identification</description>
  33227. <bitOffset>0</bitOffset>
  33228. <bitWidth>32</bitWidth>
  33229. </field>
  33230. </fields>
  33231. </register>
  33232. <register>
  33233. <name>SIDR</name>
  33234. <displayName>SIDR</displayName>
  33235. <description>Size ID register</description>
  33236. <addressOffset>0x3FC</addressOffset>
  33237. <size>0x20</size>
  33238. <access>read-only</access>
  33239. <resetValue>0xA3C5DD01</resetValue>
  33240. <fields>
  33241. <field>
  33242. <name>SID</name>
  33243. <description>Size Identification</description>
  33244. <bitOffset>0</bitOffset>
  33245. <bitWidth>32</bitWidth>
  33246. </field>
  33247. </fields>
  33248. </register>
  33249. </registers>
  33250. </peripheral>
  33251. <peripheral>
  33252. <name>CRS</name>
  33253. <description>Clock recovery system</description>
  33254. <groupName>CRS</groupName>
  33255. <baseAddress>0x40006000</baseAddress>
  33256. <addressBlock>
  33257. <offset>0x0</offset>
  33258. <size>0x400</size>
  33259. <usage>registers</usage>
  33260. </addressBlock>
  33261. <interrupt>
  33262. <name>CRS_IT</name>
  33263. <description>CRS interrupt</description>
  33264. <value>42</value>
  33265. </interrupt>
  33266. <registers>
  33267. <register>
  33268. <name>CR</name>
  33269. <displayName>CR</displayName>
  33270. <description>CRS control register</description>
  33271. <addressOffset>0x0</addressOffset>
  33272. <size>0x20</size>
  33273. <access>read-write</access>
  33274. <resetValue>0x00002000</resetValue>
  33275. <fields>
  33276. <field>
  33277. <name>SYNCOKIE</name>
  33278. <description>SYNC event OK interrupt enable</description>
  33279. <bitOffset>0</bitOffset>
  33280. <bitWidth>1</bitWidth>
  33281. </field>
  33282. <field>
  33283. <name>SYNCWARNIE</name>
  33284. <description>SYNC warning interrupt enable</description>
  33285. <bitOffset>1</bitOffset>
  33286. <bitWidth>1</bitWidth>
  33287. </field>
  33288. <field>
  33289. <name>ERRIE</name>
  33290. <description>Synchronization or trimming error interrupt enable</description>
  33291. <bitOffset>2</bitOffset>
  33292. <bitWidth>1</bitWidth>
  33293. </field>
  33294. <field>
  33295. <name>ESYNCIE</name>
  33296. <description>Expected SYNC interrupt enable</description>
  33297. <bitOffset>3</bitOffset>
  33298. <bitWidth>1</bitWidth>
  33299. </field>
  33300. <field>
  33301. <name>CEN</name>
  33302. <description>Frequency error counter enable</description>
  33303. <bitOffset>5</bitOffset>
  33304. <bitWidth>1</bitWidth>
  33305. </field>
  33306. <field>
  33307. <name>AUTOTRIMEN</name>
  33308. <description>Automatic trimming enable</description>
  33309. <bitOffset>6</bitOffset>
  33310. <bitWidth>1</bitWidth>
  33311. </field>
  33312. <field>
  33313. <name>SWSYNC</name>
  33314. <description>Automatic trimming enable</description>
  33315. <bitOffset>7</bitOffset>
  33316. <bitWidth>1</bitWidth>
  33317. </field>
  33318. <field>
  33319. <name>TRIM</name>
  33320. <description>HSI48 oscillator smooth trimming</description>
  33321. <bitOffset>8</bitOffset>
  33322. <bitWidth>6</bitWidth>
  33323. </field>
  33324. </fields>
  33325. </register>
  33326. <register>
  33327. <name>CFGR</name>
  33328. <displayName>CFGR</displayName>
  33329. <description>CRS configuration register</description>
  33330. <addressOffset>0x4</addressOffset>
  33331. <size>0x20</size>
  33332. <access>read-write</access>
  33333. <resetValue>0x2022BB7F</resetValue>
  33334. <fields>
  33335. <field>
  33336. <name>RELOAD</name>
  33337. <description>Counter reload value</description>
  33338. <bitOffset>0</bitOffset>
  33339. <bitWidth>16</bitWidth>
  33340. </field>
  33341. <field>
  33342. <name>FELIM</name>
  33343. <description>Frequency error limit</description>
  33344. <bitOffset>16</bitOffset>
  33345. <bitWidth>8</bitWidth>
  33346. </field>
  33347. <field>
  33348. <name>SYNCDIV</name>
  33349. <description>SYNCDIV</description>
  33350. <bitOffset>24</bitOffset>
  33351. <bitWidth>3</bitWidth>
  33352. </field>
  33353. <field>
  33354. <name>SYNCSRC</name>
  33355. <description>SYNC signal source selection</description>
  33356. <bitOffset>28</bitOffset>
  33357. <bitWidth>2</bitWidth>
  33358. </field>
  33359. <field>
  33360. <name>SYNCPOL</name>
  33361. <description>SYNC polarity selection</description>
  33362. <bitOffset>31</bitOffset>
  33363. <bitWidth>1</bitWidth>
  33364. </field>
  33365. </fields>
  33366. </register>
  33367. <register>
  33368. <name>ISR</name>
  33369. <displayName>ISR</displayName>
  33370. <description>CRS interrupt and status register</description>
  33371. <addressOffset>0x8</addressOffset>
  33372. <size>0x20</size>
  33373. <access>read-only</access>
  33374. <resetValue>0x00000000</resetValue>
  33375. <fields>
  33376. <field>
  33377. <name>SYNCOKF</name>
  33378. <description>SYNC event OK flag</description>
  33379. <bitOffset>0</bitOffset>
  33380. <bitWidth>1</bitWidth>
  33381. </field>
  33382. <field>
  33383. <name>SYNCWARNF</name>
  33384. <description>SYNC warning flag</description>
  33385. <bitOffset>1</bitOffset>
  33386. <bitWidth>1</bitWidth>
  33387. </field>
  33388. <field>
  33389. <name>ERRF</name>
  33390. <description>Error flag</description>
  33391. <bitOffset>2</bitOffset>
  33392. <bitWidth>1</bitWidth>
  33393. </field>
  33394. <field>
  33395. <name>ESYNCF</name>
  33396. <description>Expected SYNC flag</description>
  33397. <bitOffset>3</bitOffset>
  33398. <bitWidth>1</bitWidth>
  33399. </field>
  33400. <field>
  33401. <name>SYNCERR</name>
  33402. <description>SYNC error</description>
  33403. <bitOffset>8</bitOffset>
  33404. <bitWidth>1</bitWidth>
  33405. </field>
  33406. <field>
  33407. <name>SYNCMISS</name>
  33408. <description>SYNC missed</description>
  33409. <bitOffset>9</bitOffset>
  33410. <bitWidth>1</bitWidth>
  33411. </field>
  33412. <field>
  33413. <name>TRIMOVF</name>
  33414. <description>Trimming overflow or underflow</description>
  33415. <bitOffset>10</bitOffset>
  33416. <bitWidth>1</bitWidth>
  33417. </field>
  33418. <field>
  33419. <name>FEDIR</name>
  33420. <description>Frequency error direction</description>
  33421. <bitOffset>15</bitOffset>
  33422. <bitWidth>1</bitWidth>
  33423. </field>
  33424. <field>
  33425. <name>FECAP</name>
  33426. <description>Frequency error capture</description>
  33427. <bitOffset>16</bitOffset>
  33428. <bitWidth>16</bitWidth>
  33429. </field>
  33430. </fields>
  33431. </register>
  33432. <register>
  33433. <name>ICR</name>
  33434. <displayName>ICR</displayName>
  33435. <description>CRS interrupt flag clear register</description>
  33436. <addressOffset>0xC</addressOffset>
  33437. <size>0x20</size>
  33438. <access>read-write</access>
  33439. <resetValue>0x00000000</resetValue>
  33440. <fields>
  33441. <field>
  33442. <name>SYNCOKC</name>
  33443. <description>SYNC event OK clear flag</description>
  33444. <bitOffset>0</bitOffset>
  33445. <bitWidth>1</bitWidth>
  33446. </field>
  33447. <field>
  33448. <name>SYNCWARNC</name>
  33449. <description>warning clear flag</description>
  33450. <bitOffset>1</bitOffset>
  33451. <bitWidth>1</bitWidth>
  33452. </field>
  33453. <field>
  33454. <name>ERRC</name>
  33455. <description>Error clear flag</description>
  33456. <bitOffset>2</bitOffset>
  33457. <bitWidth>1</bitWidth>
  33458. </field>
  33459. <field>
  33460. <name>ESYNCC</name>
  33461. <description>Expected SYNC clear flag</description>
  33462. <bitOffset>3</bitOffset>
  33463. <bitWidth>1</bitWidth>
  33464. </field>
  33465. </fields>
  33466. </register>
  33467. </registers>
  33468. </peripheral>
  33469. <peripheral>
  33470. <name>USB</name>
  33471. <description>Universal serial bus full-speed device interface</description>
  33472. <groupName>USB</groupName>
  33473. <baseAddress>0x40006800</baseAddress>
  33474. <addressBlock>
  33475. <offset>0x0</offset>
  33476. <size>0x800</size>
  33477. <usage>registers</usage>
  33478. </addressBlock>
  33479. <interrupt>
  33480. <name>USB_HP</name>
  33481. <description>USB high priority interrupt</description>
  33482. <value>19</value>
  33483. </interrupt>
  33484. <interrupt>
  33485. <name>USB_LP</name>
  33486. <description>USB low priority interrupt (including USB
  33487. wakeup)</description>
  33488. <value>20</value>
  33489. </interrupt>
  33490. <registers>
  33491. <register>
  33492. <name>EP0R</name>
  33493. <displayName>EP0R</displayName>
  33494. <description>endpoint 0 register</description>
  33495. <addressOffset>0x0</addressOffset>
  33496. <size>0x10</size>
  33497. <access>read-write</access>
  33498. <resetValue>0x00000000</resetValue>
  33499. <fields>
  33500. <field>
  33501. <name>EA</name>
  33502. <description>Endpoint address</description>
  33503. <bitOffset>0</bitOffset>
  33504. <bitWidth>4</bitWidth>
  33505. </field>
  33506. <field>
  33507. <name>STAT_TX</name>
  33508. <description>Status bits, for transmission transfers</description>
  33509. <bitOffset>4</bitOffset>
  33510. <bitWidth>2</bitWidth>
  33511. </field>
  33512. <field>
  33513. <name>DTOG_TX</name>
  33514. <description>Data Toggle, for transmission transfers</description>
  33515. <bitOffset>6</bitOffset>
  33516. <bitWidth>1</bitWidth>
  33517. </field>
  33518. <field>
  33519. <name>CTR_TX</name>
  33520. <description>Correct Transfer for transmission</description>
  33521. <bitOffset>7</bitOffset>
  33522. <bitWidth>1</bitWidth>
  33523. </field>
  33524. <field>
  33525. <name>EP_KIND</name>
  33526. <description>Endpoint kind</description>
  33527. <bitOffset>8</bitOffset>
  33528. <bitWidth>1</bitWidth>
  33529. </field>
  33530. <field>
  33531. <name>EP_TYPE</name>
  33532. <description>Endpoint type</description>
  33533. <bitOffset>9</bitOffset>
  33534. <bitWidth>2</bitWidth>
  33535. </field>
  33536. <field>
  33537. <name>SETUP</name>
  33538. <description>Setup transaction completed</description>
  33539. <bitOffset>11</bitOffset>
  33540. <bitWidth>1</bitWidth>
  33541. </field>
  33542. <field>
  33543. <name>STAT_RX</name>
  33544. <description>Status bits, for reception transfers</description>
  33545. <bitOffset>12</bitOffset>
  33546. <bitWidth>2</bitWidth>
  33547. </field>
  33548. <field>
  33549. <name>DTOG_RX</name>
  33550. <description>Data Toggle, for reception transfers</description>
  33551. <bitOffset>14</bitOffset>
  33552. <bitWidth>1</bitWidth>
  33553. </field>
  33554. <field>
  33555. <name>CTR_RX</name>
  33556. <description>Correct transfer for reception</description>
  33557. <bitOffset>15</bitOffset>
  33558. <bitWidth>1</bitWidth>
  33559. </field>
  33560. </fields>
  33561. </register>
  33562. <register>
  33563. <name>EP1R</name>
  33564. <displayName>EP1R</displayName>
  33565. <description>endpoint 1 register</description>
  33566. <addressOffset>0x4</addressOffset>
  33567. <size>0x10</size>
  33568. <access>read-write</access>
  33569. <resetValue>0x00000000</resetValue>
  33570. <fields>
  33571. <field>
  33572. <name>EA</name>
  33573. <description>Endpoint address</description>
  33574. <bitOffset>0</bitOffset>
  33575. <bitWidth>4</bitWidth>
  33576. </field>
  33577. <field>
  33578. <name>STAT_TX</name>
  33579. <description>Status bits, for transmission transfers</description>
  33580. <bitOffset>4</bitOffset>
  33581. <bitWidth>2</bitWidth>
  33582. </field>
  33583. <field>
  33584. <name>DTOG_TX</name>
  33585. <description>Data Toggle, for transmission transfers</description>
  33586. <bitOffset>6</bitOffset>
  33587. <bitWidth>1</bitWidth>
  33588. </field>
  33589. <field>
  33590. <name>CTR_TX</name>
  33591. <description>Correct Transfer for transmission</description>
  33592. <bitOffset>7</bitOffset>
  33593. <bitWidth>1</bitWidth>
  33594. </field>
  33595. <field>
  33596. <name>EP_KIND</name>
  33597. <description>Endpoint kind</description>
  33598. <bitOffset>8</bitOffset>
  33599. <bitWidth>1</bitWidth>
  33600. </field>
  33601. <field>
  33602. <name>EP_TYPE</name>
  33603. <description>Endpoint type</description>
  33604. <bitOffset>9</bitOffset>
  33605. <bitWidth>2</bitWidth>
  33606. </field>
  33607. <field>
  33608. <name>SETUP</name>
  33609. <description>Setup transaction completed</description>
  33610. <bitOffset>11</bitOffset>
  33611. <bitWidth>1</bitWidth>
  33612. </field>
  33613. <field>
  33614. <name>STAT_RX</name>
  33615. <description>Status bits, for reception transfers</description>
  33616. <bitOffset>12</bitOffset>
  33617. <bitWidth>2</bitWidth>
  33618. </field>
  33619. <field>
  33620. <name>DTOG_RX</name>
  33621. <description>Data Toggle, for reception transfers</description>
  33622. <bitOffset>14</bitOffset>
  33623. <bitWidth>1</bitWidth>
  33624. </field>
  33625. <field>
  33626. <name>CTR_RX</name>
  33627. <description>Correct transfer for reception</description>
  33628. <bitOffset>15</bitOffset>
  33629. <bitWidth>1</bitWidth>
  33630. </field>
  33631. </fields>
  33632. </register>
  33633. <register>
  33634. <name>EP2R</name>
  33635. <displayName>EP2R</displayName>
  33636. <description>endpoint 2 register</description>
  33637. <addressOffset>0x8</addressOffset>
  33638. <size>0x10</size>
  33639. <access>read-write</access>
  33640. <resetValue>0x00000000</resetValue>
  33641. <fields>
  33642. <field>
  33643. <name>EA</name>
  33644. <description>Endpoint address</description>
  33645. <bitOffset>0</bitOffset>
  33646. <bitWidth>4</bitWidth>
  33647. </field>
  33648. <field>
  33649. <name>STAT_TX</name>
  33650. <description>Status bits, for transmission transfers</description>
  33651. <bitOffset>4</bitOffset>
  33652. <bitWidth>2</bitWidth>
  33653. </field>
  33654. <field>
  33655. <name>DTOG_TX</name>
  33656. <description>Data Toggle, for transmission transfers</description>
  33657. <bitOffset>6</bitOffset>
  33658. <bitWidth>1</bitWidth>
  33659. </field>
  33660. <field>
  33661. <name>CTR_TX</name>
  33662. <description>Correct Transfer for transmission</description>
  33663. <bitOffset>7</bitOffset>
  33664. <bitWidth>1</bitWidth>
  33665. </field>
  33666. <field>
  33667. <name>EP_KIND</name>
  33668. <description>Endpoint kind</description>
  33669. <bitOffset>8</bitOffset>
  33670. <bitWidth>1</bitWidth>
  33671. </field>
  33672. <field>
  33673. <name>EP_TYPE</name>
  33674. <description>Endpoint type</description>
  33675. <bitOffset>9</bitOffset>
  33676. <bitWidth>2</bitWidth>
  33677. </field>
  33678. <field>
  33679. <name>SETUP</name>
  33680. <description>Setup transaction completed</description>
  33681. <bitOffset>11</bitOffset>
  33682. <bitWidth>1</bitWidth>
  33683. </field>
  33684. <field>
  33685. <name>STAT_RX</name>
  33686. <description>Status bits, for reception transfers</description>
  33687. <bitOffset>12</bitOffset>
  33688. <bitWidth>2</bitWidth>
  33689. </field>
  33690. <field>
  33691. <name>DTOG_RX</name>
  33692. <description>Data Toggle, for reception transfers</description>
  33693. <bitOffset>14</bitOffset>
  33694. <bitWidth>1</bitWidth>
  33695. </field>
  33696. <field>
  33697. <name>CTR_RX</name>
  33698. <description>Correct transfer for reception</description>
  33699. <bitOffset>15</bitOffset>
  33700. <bitWidth>1</bitWidth>
  33701. </field>
  33702. </fields>
  33703. </register>
  33704. <register>
  33705. <name>EP3R</name>
  33706. <displayName>EP3R</displayName>
  33707. <description>endpoint 3 register</description>
  33708. <addressOffset>0xC</addressOffset>
  33709. <size>0x10</size>
  33710. <access>read-write</access>
  33711. <resetValue>0x00000000</resetValue>
  33712. <fields>
  33713. <field>
  33714. <name>EA</name>
  33715. <description>Endpoint address</description>
  33716. <bitOffset>0</bitOffset>
  33717. <bitWidth>4</bitWidth>
  33718. </field>
  33719. <field>
  33720. <name>STAT_TX</name>
  33721. <description>Status bits, for transmission transfers</description>
  33722. <bitOffset>4</bitOffset>
  33723. <bitWidth>2</bitWidth>
  33724. </field>
  33725. <field>
  33726. <name>DTOG_TX</name>
  33727. <description>Data Toggle, for transmission transfers</description>
  33728. <bitOffset>6</bitOffset>
  33729. <bitWidth>1</bitWidth>
  33730. </field>
  33731. <field>
  33732. <name>CTR_TX</name>
  33733. <description>Correct Transfer for transmission</description>
  33734. <bitOffset>7</bitOffset>
  33735. <bitWidth>1</bitWidth>
  33736. </field>
  33737. <field>
  33738. <name>EP_KIND</name>
  33739. <description>Endpoint kind</description>
  33740. <bitOffset>8</bitOffset>
  33741. <bitWidth>1</bitWidth>
  33742. </field>
  33743. <field>
  33744. <name>EP_TYPE</name>
  33745. <description>Endpoint type</description>
  33746. <bitOffset>9</bitOffset>
  33747. <bitWidth>2</bitWidth>
  33748. </field>
  33749. <field>
  33750. <name>SETUP</name>
  33751. <description>Setup transaction completed</description>
  33752. <bitOffset>11</bitOffset>
  33753. <bitWidth>1</bitWidth>
  33754. </field>
  33755. <field>
  33756. <name>STAT_RX</name>
  33757. <description>Status bits, for reception transfers</description>
  33758. <bitOffset>12</bitOffset>
  33759. <bitWidth>2</bitWidth>
  33760. </field>
  33761. <field>
  33762. <name>DTOG_RX</name>
  33763. <description>Data Toggle, for reception transfers</description>
  33764. <bitOffset>14</bitOffset>
  33765. <bitWidth>1</bitWidth>
  33766. </field>
  33767. <field>
  33768. <name>CTR_RX</name>
  33769. <description>Correct transfer for reception</description>
  33770. <bitOffset>15</bitOffset>
  33771. <bitWidth>1</bitWidth>
  33772. </field>
  33773. </fields>
  33774. </register>
  33775. <register>
  33776. <name>EP4R</name>
  33777. <displayName>EP4R</displayName>
  33778. <description>endpoint 4 register</description>
  33779. <addressOffset>0x10</addressOffset>
  33780. <size>0x10</size>
  33781. <access>read-write</access>
  33782. <resetValue>0x00000000</resetValue>
  33783. <fields>
  33784. <field>
  33785. <name>EA</name>
  33786. <description>Endpoint address</description>
  33787. <bitOffset>0</bitOffset>
  33788. <bitWidth>4</bitWidth>
  33789. </field>
  33790. <field>
  33791. <name>STAT_TX</name>
  33792. <description>Status bits, for transmission transfers</description>
  33793. <bitOffset>4</bitOffset>
  33794. <bitWidth>2</bitWidth>
  33795. </field>
  33796. <field>
  33797. <name>DTOG_TX</name>
  33798. <description>Data Toggle, for transmission transfers</description>
  33799. <bitOffset>6</bitOffset>
  33800. <bitWidth>1</bitWidth>
  33801. </field>
  33802. <field>
  33803. <name>CTR_TX</name>
  33804. <description>Correct Transfer for transmission</description>
  33805. <bitOffset>7</bitOffset>
  33806. <bitWidth>1</bitWidth>
  33807. </field>
  33808. <field>
  33809. <name>EP_KIND</name>
  33810. <description>Endpoint kind</description>
  33811. <bitOffset>8</bitOffset>
  33812. <bitWidth>1</bitWidth>
  33813. </field>
  33814. <field>
  33815. <name>EP_TYPE</name>
  33816. <description>Endpoint type</description>
  33817. <bitOffset>9</bitOffset>
  33818. <bitWidth>2</bitWidth>
  33819. </field>
  33820. <field>
  33821. <name>SETUP</name>
  33822. <description>Setup transaction completed</description>
  33823. <bitOffset>11</bitOffset>
  33824. <bitWidth>1</bitWidth>
  33825. </field>
  33826. <field>
  33827. <name>STAT_RX</name>
  33828. <description>Status bits, for reception transfers</description>
  33829. <bitOffset>12</bitOffset>
  33830. <bitWidth>2</bitWidth>
  33831. </field>
  33832. <field>
  33833. <name>DTOG_RX</name>
  33834. <description>Data Toggle, for reception transfers</description>
  33835. <bitOffset>14</bitOffset>
  33836. <bitWidth>1</bitWidth>
  33837. </field>
  33838. <field>
  33839. <name>CTR_RX</name>
  33840. <description>Correct transfer for reception</description>
  33841. <bitOffset>15</bitOffset>
  33842. <bitWidth>1</bitWidth>
  33843. </field>
  33844. </fields>
  33845. </register>
  33846. <register>
  33847. <name>EP5R</name>
  33848. <displayName>EP5R</displayName>
  33849. <description>endpoint 5 register</description>
  33850. <addressOffset>0x14</addressOffset>
  33851. <size>0x10</size>
  33852. <access>read-write</access>
  33853. <resetValue>0x00000000</resetValue>
  33854. <fields>
  33855. <field>
  33856. <name>EA</name>
  33857. <description>Endpoint address</description>
  33858. <bitOffset>0</bitOffset>
  33859. <bitWidth>4</bitWidth>
  33860. </field>
  33861. <field>
  33862. <name>STAT_TX</name>
  33863. <description>Status bits, for transmission transfers</description>
  33864. <bitOffset>4</bitOffset>
  33865. <bitWidth>2</bitWidth>
  33866. </field>
  33867. <field>
  33868. <name>DTOG_TX</name>
  33869. <description>Data Toggle, for transmission transfers</description>
  33870. <bitOffset>6</bitOffset>
  33871. <bitWidth>1</bitWidth>
  33872. </field>
  33873. <field>
  33874. <name>CTR_TX</name>
  33875. <description>Correct Transfer for transmission</description>
  33876. <bitOffset>7</bitOffset>
  33877. <bitWidth>1</bitWidth>
  33878. </field>
  33879. <field>
  33880. <name>EP_KIND</name>
  33881. <description>Endpoint kind</description>
  33882. <bitOffset>8</bitOffset>
  33883. <bitWidth>1</bitWidth>
  33884. </field>
  33885. <field>
  33886. <name>EP_TYPE</name>
  33887. <description>Endpoint type</description>
  33888. <bitOffset>9</bitOffset>
  33889. <bitWidth>2</bitWidth>
  33890. </field>
  33891. <field>
  33892. <name>SETUP</name>
  33893. <description>Setup transaction completed</description>
  33894. <bitOffset>11</bitOffset>
  33895. <bitWidth>1</bitWidth>
  33896. </field>
  33897. <field>
  33898. <name>STAT_RX</name>
  33899. <description>Status bits, for reception transfers</description>
  33900. <bitOffset>12</bitOffset>
  33901. <bitWidth>2</bitWidth>
  33902. </field>
  33903. <field>
  33904. <name>DTOG_RX</name>
  33905. <description>Data Toggle, for reception transfers</description>
  33906. <bitOffset>14</bitOffset>
  33907. <bitWidth>1</bitWidth>
  33908. </field>
  33909. <field>
  33910. <name>CTR_RX</name>
  33911. <description>Correct transfer for reception</description>
  33912. <bitOffset>15</bitOffset>
  33913. <bitWidth>1</bitWidth>
  33914. </field>
  33915. </fields>
  33916. </register>
  33917. <register>
  33918. <name>EP6R</name>
  33919. <displayName>EP6R</displayName>
  33920. <description>endpoint 6 register</description>
  33921. <addressOffset>0x18</addressOffset>
  33922. <size>0x10</size>
  33923. <access>read-write</access>
  33924. <resetValue>0x00000000</resetValue>
  33925. <fields>
  33926. <field>
  33927. <name>EA</name>
  33928. <description>Endpoint address</description>
  33929. <bitOffset>0</bitOffset>
  33930. <bitWidth>4</bitWidth>
  33931. </field>
  33932. <field>
  33933. <name>STAT_TX</name>
  33934. <description>Status bits, for transmission transfers</description>
  33935. <bitOffset>4</bitOffset>
  33936. <bitWidth>2</bitWidth>
  33937. </field>
  33938. <field>
  33939. <name>DTOG_TX</name>
  33940. <description>Data Toggle, for transmission transfers</description>
  33941. <bitOffset>6</bitOffset>
  33942. <bitWidth>1</bitWidth>
  33943. </field>
  33944. <field>
  33945. <name>CTR_TX</name>
  33946. <description>Correct Transfer for transmission</description>
  33947. <bitOffset>7</bitOffset>
  33948. <bitWidth>1</bitWidth>
  33949. </field>
  33950. <field>
  33951. <name>EP_KIND</name>
  33952. <description>Endpoint kind</description>
  33953. <bitOffset>8</bitOffset>
  33954. <bitWidth>1</bitWidth>
  33955. </field>
  33956. <field>
  33957. <name>EP_TYPE</name>
  33958. <description>Endpoint type</description>
  33959. <bitOffset>9</bitOffset>
  33960. <bitWidth>2</bitWidth>
  33961. </field>
  33962. <field>
  33963. <name>SETUP</name>
  33964. <description>Setup transaction completed</description>
  33965. <bitOffset>11</bitOffset>
  33966. <bitWidth>1</bitWidth>
  33967. </field>
  33968. <field>
  33969. <name>STAT_RX</name>
  33970. <description>Status bits, for reception transfers</description>
  33971. <bitOffset>12</bitOffset>
  33972. <bitWidth>2</bitWidth>
  33973. </field>
  33974. <field>
  33975. <name>DTOG_RX</name>
  33976. <description>Data Toggle, for reception transfers</description>
  33977. <bitOffset>14</bitOffset>
  33978. <bitWidth>1</bitWidth>
  33979. </field>
  33980. <field>
  33981. <name>CTR_RX</name>
  33982. <description>Correct transfer for reception</description>
  33983. <bitOffset>15</bitOffset>
  33984. <bitWidth>1</bitWidth>
  33985. </field>
  33986. </fields>
  33987. </register>
  33988. <register>
  33989. <name>EP7R</name>
  33990. <displayName>EP7R</displayName>
  33991. <description>endpoint 7 register</description>
  33992. <addressOffset>0x1C</addressOffset>
  33993. <size>0x10</size>
  33994. <access>read-write</access>
  33995. <resetValue>0x00000000</resetValue>
  33996. <fields>
  33997. <field>
  33998. <name>EA</name>
  33999. <description>Endpoint address</description>
  34000. <bitOffset>0</bitOffset>
  34001. <bitWidth>4</bitWidth>
  34002. </field>
  34003. <field>
  34004. <name>STAT_TX</name>
  34005. <description>Status bits, for transmission transfers</description>
  34006. <bitOffset>4</bitOffset>
  34007. <bitWidth>2</bitWidth>
  34008. </field>
  34009. <field>
  34010. <name>DTOG_TX</name>
  34011. <description>Data Toggle, for transmission transfers</description>
  34012. <bitOffset>6</bitOffset>
  34013. <bitWidth>1</bitWidth>
  34014. </field>
  34015. <field>
  34016. <name>CTR_TX</name>
  34017. <description>Correct Transfer for transmission</description>
  34018. <bitOffset>7</bitOffset>
  34019. <bitWidth>1</bitWidth>
  34020. </field>
  34021. <field>
  34022. <name>EP_KIND</name>
  34023. <description>Endpoint kind</description>
  34024. <bitOffset>8</bitOffset>
  34025. <bitWidth>1</bitWidth>
  34026. </field>
  34027. <field>
  34028. <name>EP_TYPE</name>
  34029. <description>Endpoint type</description>
  34030. <bitOffset>9</bitOffset>
  34031. <bitWidth>2</bitWidth>
  34032. </field>
  34033. <field>
  34034. <name>SETUP</name>
  34035. <description>Setup transaction completed</description>
  34036. <bitOffset>11</bitOffset>
  34037. <bitWidth>1</bitWidth>
  34038. </field>
  34039. <field>
  34040. <name>STAT_RX</name>
  34041. <description>Status bits, for reception transfers</description>
  34042. <bitOffset>12</bitOffset>
  34043. <bitWidth>2</bitWidth>
  34044. </field>
  34045. <field>
  34046. <name>DTOG_RX</name>
  34047. <description>Data Toggle, for reception transfers</description>
  34048. <bitOffset>14</bitOffset>
  34049. <bitWidth>1</bitWidth>
  34050. </field>
  34051. <field>
  34052. <name>CTR_RX</name>
  34053. <description>Correct transfer for reception</description>
  34054. <bitOffset>15</bitOffset>
  34055. <bitWidth>1</bitWidth>
  34056. </field>
  34057. </fields>
  34058. </register>
  34059. <register>
  34060. <name>CNTR</name>
  34061. <displayName>CNTR</displayName>
  34062. <description>control register</description>
  34063. <addressOffset>0x40</addressOffset>
  34064. <size>0x10</size>
  34065. <access>read-write</access>
  34066. <resetValue>0x00000003</resetValue>
  34067. <fields>
  34068. <field>
  34069. <name>FRES</name>
  34070. <description>Force USB Reset</description>
  34071. <bitOffset>0</bitOffset>
  34072. <bitWidth>1</bitWidth>
  34073. </field>
  34074. <field>
  34075. <name>PDWN</name>
  34076. <description>Power down</description>
  34077. <bitOffset>1</bitOffset>
  34078. <bitWidth>1</bitWidth>
  34079. </field>
  34080. <field>
  34081. <name>LPMODE</name>
  34082. <description>Low-power mode</description>
  34083. <bitOffset>2</bitOffset>
  34084. <bitWidth>1</bitWidth>
  34085. </field>
  34086. <field>
  34087. <name>FSUSP</name>
  34088. <description>Force suspend</description>
  34089. <bitOffset>3</bitOffset>
  34090. <bitWidth>1</bitWidth>
  34091. </field>
  34092. <field>
  34093. <name>RESUME</name>
  34094. <description>Resume request</description>
  34095. <bitOffset>4</bitOffset>
  34096. <bitWidth>1</bitWidth>
  34097. </field>
  34098. <field>
  34099. <name>L1RESUME</name>
  34100. <description>LPM L1 Resume request</description>
  34101. <bitOffset>5</bitOffset>
  34102. <bitWidth>1</bitWidth>
  34103. </field>
  34104. <field>
  34105. <name>L1REQM</name>
  34106. <description>LPM L1 state request interrupt mask</description>
  34107. <bitOffset>7</bitOffset>
  34108. <bitWidth>1</bitWidth>
  34109. </field>
  34110. <field>
  34111. <name>ESOFM</name>
  34112. <description>Expected start of frame interrupt mask</description>
  34113. <bitOffset>8</bitOffset>
  34114. <bitWidth>1</bitWidth>
  34115. </field>
  34116. <field>
  34117. <name>SOFM</name>
  34118. <description>Start of frame interrupt mask</description>
  34119. <bitOffset>9</bitOffset>
  34120. <bitWidth>1</bitWidth>
  34121. </field>
  34122. <field>
  34123. <name>RESETM</name>
  34124. <description>USB reset interrupt mask</description>
  34125. <bitOffset>10</bitOffset>
  34126. <bitWidth>1</bitWidth>
  34127. </field>
  34128. <field>
  34129. <name>SUSPM</name>
  34130. <description>Suspend mode interrupt mask</description>
  34131. <bitOffset>11</bitOffset>
  34132. <bitWidth>1</bitWidth>
  34133. </field>
  34134. <field>
  34135. <name>WKUPM</name>
  34136. <description>Wakeup interrupt mask</description>
  34137. <bitOffset>12</bitOffset>
  34138. <bitWidth>1</bitWidth>
  34139. </field>
  34140. <field>
  34141. <name>ERRM</name>
  34142. <description>Error interrupt mask</description>
  34143. <bitOffset>13</bitOffset>
  34144. <bitWidth>1</bitWidth>
  34145. </field>
  34146. <field>
  34147. <name>PMAOVRM</name>
  34148. <description>Packet memory area over / underrun interrupt mask</description>
  34149. <bitOffset>14</bitOffset>
  34150. <bitWidth>1</bitWidth>
  34151. </field>
  34152. <field>
  34153. <name>CTRM</name>
  34154. <description>Correct transfer interrupt mask</description>
  34155. <bitOffset>15</bitOffset>
  34156. <bitWidth>1</bitWidth>
  34157. </field>
  34158. </fields>
  34159. </register>
  34160. <register>
  34161. <name>ISTR</name>
  34162. <displayName>ISTR</displayName>
  34163. <description>interrupt status register</description>
  34164. <addressOffset>0x44</addressOffset>
  34165. <size>0x10</size>
  34166. <resetValue>0x00000000</resetValue>
  34167. <fields>
  34168. <field>
  34169. <name>EP_ID</name>
  34170. <description>Endpoint Identifier</description>
  34171. <bitOffset>0</bitOffset>
  34172. <bitWidth>4</bitWidth>
  34173. <access>read-only</access>
  34174. </field>
  34175. <field>
  34176. <name>DIR</name>
  34177. <description>Direction of transaction</description>
  34178. <bitOffset>4</bitOffset>
  34179. <bitWidth>1</bitWidth>
  34180. <access>read-only</access>
  34181. </field>
  34182. <field>
  34183. <name>L1REQ</name>
  34184. <description>LPM L1 state request</description>
  34185. <bitOffset>7</bitOffset>
  34186. <bitWidth>1</bitWidth>
  34187. <access>read-write</access>
  34188. </field>
  34189. <field>
  34190. <name>ESOF</name>
  34191. <description>Expected start frame</description>
  34192. <bitOffset>8</bitOffset>
  34193. <bitWidth>1</bitWidth>
  34194. <access>read-write</access>
  34195. </field>
  34196. <field>
  34197. <name>SOF</name>
  34198. <description>start of frame</description>
  34199. <bitOffset>9</bitOffset>
  34200. <bitWidth>1</bitWidth>
  34201. <access>read-write</access>
  34202. </field>
  34203. <field>
  34204. <name>RESET</name>
  34205. <description>reset request</description>
  34206. <bitOffset>10</bitOffset>
  34207. <bitWidth>1</bitWidth>
  34208. <access>read-write</access>
  34209. </field>
  34210. <field>
  34211. <name>SUSP</name>
  34212. <description>Suspend mode request</description>
  34213. <bitOffset>11</bitOffset>
  34214. <bitWidth>1</bitWidth>
  34215. <access>read-write</access>
  34216. </field>
  34217. <field>
  34218. <name>WKUP</name>
  34219. <description>Wakeup</description>
  34220. <bitOffset>12</bitOffset>
  34221. <bitWidth>1</bitWidth>
  34222. <access>read-write</access>
  34223. </field>
  34224. <field>
  34225. <name>ERR</name>
  34226. <description>Error</description>
  34227. <bitOffset>13</bitOffset>
  34228. <bitWidth>1</bitWidth>
  34229. <access>read-write</access>
  34230. </field>
  34231. <field>
  34232. <name>PMAOVR</name>
  34233. <description>Packet memory area over / underrun</description>
  34234. <bitOffset>14</bitOffset>
  34235. <bitWidth>1</bitWidth>
  34236. <access>read-write</access>
  34237. </field>
  34238. <field>
  34239. <name>CTR</name>
  34240. <description>Correct transfer</description>
  34241. <bitOffset>15</bitOffset>
  34242. <bitWidth>1</bitWidth>
  34243. <access>read-only</access>
  34244. </field>
  34245. </fields>
  34246. </register>
  34247. <register>
  34248. <name>FNR</name>
  34249. <displayName>FNR</displayName>
  34250. <description>frame number register</description>
  34251. <addressOffset>0x48</addressOffset>
  34252. <size>0x10</size>
  34253. <access>read-only</access>
  34254. <resetValue>0x0000</resetValue>
  34255. <fields>
  34256. <field>
  34257. <name>FN</name>
  34258. <description>Frame number</description>
  34259. <bitOffset>0</bitOffset>
  34260. <bitWidth>11</bitWidth>
  34261. </field>
  34262. <field>
  34263. <name>LSOF</name>
  34264. <description>Lost SOF</description>
  34265. <bitOffset>11</bitOffset>
  34266. <bitWidth>2</bitWidth>
  34267. </field>
  34268. <field>
  34269. <name>LCK</name>
  34270. <description>Locked</description>
  34271. <bitOffset>13</bitOffset>
  34272. <bitWidth>1</bitWidth>
  34273. </field>
  34274. <field>
  34275. <name>RXDM</name>
  34276. <description>Receive data - line status</description>
  34277. <bitOffset>14</bitOffset>
  34278. <bitWidth>1</bitWidth>
  34279. </field>
  34280. <field>
  34281. <name>RXDP</name>
  34282. <description>Receive data + line status</description>
  34283. <bitOffset>15</bitOffset>
  34284. <bitWidth>1</bitWidth>
  34285. </field>
  34286. </fields>
  34287. </register>
  34288. <register>
  34289. <name>DADDR</name>
  34290. <displayName>DADDR</displayName>
  34291. <description>device address</description>
  34292. <addressOffset>0x4C</addressOffset>
  34293. <size>0x10</size>
  34294. <access>read-write</access>
  34295. <resetValue>0x0000</resetValue>
  34296. <fields>
  34297. <field>
  34298. <name>ADD</name>
  34299. <description>Device address</description>
  34300. <bitOffset>0</bitOffset>
  34301. <bitWidth>7</bitWidth>
  34302. </field>
  34303. <field>
  34304. <name>EF</name>
  34305. <description>Enable function</description>
  34306. <bitOffset>7</bitOffset>
  34307. <bitWidth>1</bitWidth>
  34308. </field>
  34309. </fields>
  34310. </register>
  34311. <register>
  34312. <name>BTABLE</name>
  34313. <displayName>BTABLE</displayName>
  34314. <description>Buffer table address</description>
  34315. <addressOffset>0x50</addressOffset>
  34316. <size>0x10</size>
  34317. <access>read-write</access>
  34318. <resetValue>0x0000</resetValue>
  34319. <fields>
  34320. <field>
  34321. <name>BTABLE</name>
  34322. <description>Buffer table</description>
  34323. <bitOffset>3</bitOffset>
  34324. <bitWidth>13</bitWidth>
  34325. </field>
  34326. </fields>
  34327. </register>
  34328. <register>
  34329. <name>COUNT0_TX</name>
  34330. <displayName>COUNT0_TX</displayName>
  34331. <description>Transmission byte count 0</description>
  34332. <addressOffset>0x52</addressOffset>
  34333. <size>0x10</size>
  34334. <access>read-write</access>
  34335. <resetValue>0x0000</resetValue>
  34336. <fields>
  34337. <field>
  34338. <name>COUNT0_TX</name>
  34339. <description>Transmission byte count</description>
  34340. <bitOffset>0</bitOffset>
  34341. <bitWidth>10</bitWidth>
  34342. </field>
  34343. </fields>
  34344. </register>
  34345. <register>
  34346. <name>COUNT1_TX</name>
  34347. <displayName>COUNT1_TX</displayName>
  34348. <description>Transmission byte count 0</description>
  34349. <addressOffset>0x5A</addressOffset>
  34350. <size>0x10</size>
  34351. <access>read-write</access>
  34352. <resetValue>0x0000</resetValue>
  34353. <fields>
  34354. <field>
  34355. <name>COUNT1_TX</name>
  34356. <description>Transmission byte count</description>
  34357. <bitOffset>0</bitOffset>
  34358. <bitWidth>10</bitWidth>
  34359. </field>
  34360. </fields>
  34361. </register>
  34362. <register>
  34363. <name>COUNT2_TX</name>
  34364. <displayName>COUNT2_TX</displayName>
  34365. <description>Transmission byte count 0</description>
  34366. <addressOffset>0x62</addressOffset>
  34367. <size>0x10</size>
  34368. <access>read-write</access>
  34369. <resetValue>0x0000</resetValue>
  34370. <fields>
  34371. <field>
  34372. <name>COUNT2_TX</name>
  34373. <description>Transmission byte count</description>
  34374. <bitOffset>0</bitOffset>
  34375. <bitWidth>10</bitWidth>
  34376. </field>
  34377. </fields>
  34378. </register>
  34379. <register>
  34380. <name>COUNT3_TX</name>
  34381. <displayName>COUNT3_TX</displayName>
  34382. <description>Transmission byte count 0</description>
  34383. <addressOffset>0x6A</addressOffset>
  34384. <size>0x10</size>
  34385. <access>read-write</access>
  34386. <resetValue>0x0000</resetValue>
  34387. <fields>
  34388. <field>
  34389. <name>COUNT3_TX</name>
  34390. <description>Transmission byte count</description>
  34391. <bitOffset>0</bitOffset>
  34392. <bitWidth>10</bitWidth>
  34393. </field>
  34394. </fields>
  34395. </register>
  34396. <register>
  34397. <name>COUNT4_TX</name>
  34398. <displayName>COUNT4_TX</displayName>
  34399. <description>Transmission byte count 0</description>
  34400. <addressOffset>0x72</addressOffset>
  34401. <size>0x10</size>
  34402. <access>read-write</access>
  34403. <resetValue>0x0000</resetValue>
  34404. <fields>
  34405. <field>
  34406. <name>COUNT4_TX</name>
  34407. <description>Transmission byte count</description>
  34408. <bitOffset>0</bitOffset>
  34409. <bitWidth>10</bitWidth>
  34410. </field>
  34411. </fields>
  34412. </register>
  34413. <register>
  34414. <name>COUNT5_TX</name>
  34415. <displayName>COUNT5_TX</displayName>
  34416. <description>Transmission byte count 0</description>
  34417. <addressOffset>0x7A</addressOffset>
  34418. <size>0x10</size>
  34419. <access>read-write</access>
  34420. <resetValue>0x0000</resetValue>
  34421. <fields>
  34422. <field>
  34423. <name>COUNT5_TX</name>
  34424. <description>Transmission byte count</description>
  34425. <bitOffset>0</bitOffset>
  34426. <bitWidth>10</bitWidth>
  34427. </field>
  34428. </fields>
  34429. </register>
  34430. <register>
  34431. <name>COUNT6_TX</name>
  34432. <displayName>COUNT6_TX</displayName>
  34433. <description>Transmission byte count 0</description>
  34434. <addressOffset>0x82</addressOffset>
  34435. <size>0x10</size>
  34436. <access>read-write</access>
  34437. <resetValue>0x0000</resetValue>
  34438. <fields>
  34439. <field>
  34440. <name>COUNT6_TX</name>
  34441. <description>Transmission byte count</description>
  34442. <bitOffset>0</bitOffset>
  34443. <bitWidth>10</bitWidth>
  34444. </field>
  34445. </fields>
  34446. </register>
  34447. <register>
  34448. <name>COUNT7_TX</name>
  34449. <displayName>COUNT7_TX</displayName>
  34450. <description>Transmission byte count 0</description>
  34451. <addressOffset>0x8A</addressOffset>
  34452. <size>0x10</size>
  34453. <access>read-write</access>
  34454. <resetValue>0x0000</resetValue>
  34455. <fields>
  34456. <field>
  34457. <name>COUNT7_TX</name>
  34458. <description>Transmission byte count</description>
  34459. <bitOffset>0</bitOffset>
  34460. <bitWidth>10</bitWidth>
  34461. </field>
  34462. </fields>
  34463. </register>
  34464. <register>
  34465. <name>ADDR0_RX</name>
  34466. <displayName>ADDR0_RX</displayName>
  34467. <description>Reception buffer address 0</description>
  34468. <addressOffset>0x54</addressOffset>
  34469. <size>0x10</size>
  34470. <access>read-write</access>
  34471. <resetValue>0x0000</resetValue>
  34472. <fields>
  34473. <field>
  34474. <name>ADDR0_RX</name>
  34475. <description>Reception buffer address</description>
  34476. <bitOffset>1</bitOffset>
  34477. <bitWidth>15</bitWidth>
  34478. </field>
  34479. </fields>
  34480. </register>
  34481. <register>
  34482. <name>ADDR1_RX</name>
  34483. <displayName>ADDR1_RX</displayName>
  34484. <description>Reception buffer address 0</description>
  34485. <addressOffset>0x5C</addressOffset>
  34486. <size>0x10</size>
  34487. <access>read-write</access>
  34488. <resetValue>0x0000</resetValue>
  34489. <fields>
  34490. <field>
  34491. <name>ADDR1_RX</name>
  34492. <description>Reception buffer address</description>
  34493. <bitOffset>1</bitOffset>
  34494. <bitWidth>15</bitWidth>
  34495. </field>
  34496. </fields>
  34497. </register>
  34498. <register>
  34499. <name>ADDR2_RX</name>
  34500. <displayName>ADDR2_RX</displayName>
  34501. <description>Reception buffer address 0</description>
  34502. <addressOffset>0x64</addressOffset>
  34503. <size>0x10</size>
  34504. <access>read-write</access>
  34505. <resetValue>0x0000</resetValue>
  34506. <fields>
  34507. <field>
  34508. <name>ADDR2_RX</name>
  34509. <description>Reception buffer address</description>
  34510. <bitOffset>1</bitOffset>
  34511. <bitWidth>15</bitWidth>
  34512. </field>
  34513. </fields>
  34514. </register>
  34515. <register>
  34516. <name>ADDR3_RX</name>
  34517. <displayName>ADDR3_RX</displayName>
  34518. <description>Reception buffer address 0</description>
  34519. <addressOffset>0x6C</addressOffset>
  34520. <size>0x10</size>
  34521. <access>read-write</access>
  34522. <resetValue>0x0000</resetValue>
  34523. <fields>
  34524. <field>
  34525. <name>ADDR3_RX</name>
  34526. <description>Reception buffer address</description>
  34527. <bitOffset>1</bitOffset>
  34528. <bitWidth>15</bitWidth>
  34529. </field>
  34530. </fields>
  34531. </register>
  34532. <register>
  34533. <name>ADDR4_RX</name>
  34534. <displayName>ADDR4_RX</displayName>
  34535. <description>Reception buffer address 0</description>
  34536. <addressOffset>0x74</addressOffset>
  34537. <size>0x10</size>
  34538. <access>read-write</access>
  34539. <resetValue>0x0000</resetValue>
  34540. <fields>
  34541. <field>
  34542. <name>ADDR4_RX</name>
  34543. <description>Reception buffer address</description>
  34544. <bitOffset>1</bitOffset>
  34545. <bitWidth>15</bitWidth>
  34546. </field>
  34547. </fields>
  34548. </register>
  34549. <register>
  34550. <name>ADDR5_RX</name>
  34551. <displayName>ADDR5_RX</displayName>
  34552. <description>Reception buffer address 0</description>
  34553. <addressOffset>0x7C</addressOffset>
  34554. <size>0x10</size>
  34555. <access>read-write</access>
  34556. <resetValue>0x0000</resetValue>
  34557. <fields>
  34558. <field>
  34559. <name>ADDR5_RX</name>
  34560. <description>Reception buffer address</description>
  34561. <bitOffset>1</bitOffset>
  34562. <bitWidth>15</bitWidth>
  34563. </field>
  34564. </fields>
  34565. </register>
  34566. <register>
  34567. <name>ADDR6_RX</name>
  34568. <displayName>ADDR6_RX</displayName>
  34569. <description>Reception buffer address 0</description>
  34570. <addressOffset>0x84</addressOffset>
  34571. <size>0x10</size>
  34572. <access>read-write</access>
  34573. <resetValue>0x0000</resetValue>
  34574. <fields>
  34575. <field>
  34576. <name>ADDR6_RX</name>
  34577. <description>Reception buffer address</description>
  34578. <bitOffset>1</bitOffset>
  34579. <bitWidth>15</bitWidth>
  34580. </field>
  34581. </fields>
  34582. </register>
  34583. <register>
  34584. <name>ADDR7_RX</name>
  34585. <displayName>ADDR7_RX</displayName>
  34586. <description>Reception buffer address 0</description>
  34587. <addressOffset>0x8C</addressOffset>
  34588. <size>0x10</size>
  34589. <access>read-write</access>
  34590. <resetValue>0x0000</resetValue>
  34591. <fields>
  34592. <field>
  34593. <name>ADDR7_RX</name>
  34594. <description>Reception buffer address</description>
  34595. <bitOffset>1</bitOffset>
  34596. <bitWidth>15</bitWidth>
  34597. </field>
  34598. </fields>
  34599. </register>
  34600. <register>
  34601. <name>COUNT0_RX</name>
  34602. <displayName>COUNT0_RX</displayName>
  34603. <description>Reception byte count 0</description>
  34604. <addressOffset>0x56</addressOffset>
  34605. <size>0x10</size>
  34606. <resetValue>0x0000</resetValue>
  34607. <fields>
  34608. <field>
  34609. <name>COUNT0_RX</name>
  34610. <description>Reception byte count</description>
  34611. <bitOffset>0</bitOffset>
  34612. <bitWidth>10</bitWidth>
  34613. <access>read-only</access>
  34614. </field>
  34615. <field>
  34616. <name>NUM_BLOCK</name>
  34617. <description>Number of blocks</description>
  34618. <bitOffset>10</bitOffset>
  34619. <bitWidth>5</bitWidth>
  34620. <access>read-write</access>
  34621. </field>
  34622. <field>
  34623. <name>BL_SIZE</name>
  34624. <description>Block size</description>
  34625. <bitOffset>15</bitOffset>
  34626. <bitWidth>1</bitWidth>
  34627. <access>read-write</access>
  34628. </field>
  34629. </fields>
  34630. </register>
  34631. <register>
  34632. <name>COUNT1_RX</name>
  34633. <displayName>COUNT1_RX</displayName>
  34634. <description>Reception byte count 0</description>
  34635. <addressOffset>0x5E</addressOffset>
  34636. <size>0x10</size>
  34637. <resetValue>0x0000</resetValue>
  34638. <fields>
  34639. <field>
  34640. <name>COUNT1_RX</name>
  34641. <description>Reception byte count</description>
  34642. <bitOffset>0</bitOffset>
  34643. <bitWidth>10</bitWidth>
  34644. <access>read-only</access>
  34645. </field>
  34646. <field>
  34647. <name>NUM_BLOCK</name>
  34648. <description>Number of blocks</description>
  34649. <bitOffset>10</bitOffset>
  34650. <bitWidth>5</bitWidth>
  34651. <access>read-write</access>
  34652. </field>
  34653. <field>
  34654. <name>BL_SIZE</name>
  34655. <description>Block size</description>
  34656. <bitOffset>15</bitOffset>
  34657. <bitWidth>1</bitWidth>
  34658. <access>read-write</access>
  34659. </field>
  34660. </fields>
  34661. </register>
  34662. <register>
  34663. <name>COUNT2_RX</name>
  34664. <displayName>COUNT2_RX</displayName>
  34665. <description>Reception byte count 0</description>
  34666. <addressOffset>0x66</addressOffset>
  34667. <size>0x10</size>
  34668. <resetValue>0x0000</resetValue>
  34669. <fields>
  34670. <field>
  34671. <name>COUNT2_RX</name>
  34672. <description>Reception byte count</description>
  34673. <bitOffset>0</bitOffset>
  34674. <bitWidth>10</bitWidth>
  34675. <access>read-only</access>
  34676. </field>
  34677. <field>
  34678. <name>NUM_BLOCK</name>
  34679. <description>Number of blocks</description>
  34680. <bitOffset>10</bitOffset>
  34681. <bitWidth>5</bitWidth>
  34682. <access>read-write</access>
  34683. </field>
  34684. <field>
  34685. <name>BL_SIZE</name>
  34686. <description>Block size</description>
  34687. <bitOffset>15</bitOffset>
  34688. <bitWidth>1</bitWidth>
  34689. <access>read-write</access>
  34690. </field>
  34691. </fields>
  34692. </register>
  34693. <register>
  34694. <name>COUNT3_RX</name>
  34695. <displayName>COUNT3_RX</displayName>
  34696. <description>Reception byte count 0</description>
  34697. <addressOffset>0x6E</addressOffset>
  34698. <size>0x10</size>
  34699. <resetValue>0x0000</resetValue>
  34700. <fields>
  34701. <field>
  34702. <name>COUNT3_RX</name>
  34703. <description>Reception byte count</description>
  34704. <bitOffset>0</bitOffset>
  34705. <bitWidth>10</bitWidth>
  34706. <access>read-only</access>
  34707. </field>
  34708. <field>
  34709. <name>NUM_BLOCK</name>
  34710. <description>Number of blocks</description>
  34711. <bitOffset>10</bitOffset>
  34712. <bitWidth>5</bitWidth>
  34713. <access>read-write</access>
  34714. </field>
  34715. <field>
  34716. <name>BL_SIZE</name>
  34717. <description>Block size</description>
  34718. <bitOffset>15</bitOffset>
  34719. <bitWidth>1</bitWidth>
  34720. <access>read-write</access>
  34721. </field>
  34722. </fields>
  34723. </register>
  34724. <register>
  34725. <name>COUNT4_RX</name>
  34726. <displayName>COUNT4_RX</displayName>
  34727. <description>Reception byte count 0</description>
  34728. <addressOffset>0x76</addressOffset>
  34729. <size>0x10</size>
  34730. <resetValue>0x0000</resetValue>
  34731. <fields>
  34732. <field>
  34733. <name>COUNT4_RX</name>
  34734. <description>Reception byte count</description>
  34735. <bitOffset>0</bitOffset>
  34736. <bitWidth>10</bitWidth>
  34737. <access>read-only</access>
  34738. </field>
  34739. <field>
  34740. <name>NUM_BLOCK</name>
  34741. <description>Number of blocks</description>
  34742. <bitOffset>10</bitOffset>
  34743. <bitWidth>5</bitWidth>
  34744. <access>read-write</access>
  34745. </field>
  34746. <field>
  34747. <name>BL_SIZE</name>
  34748. <description>Block size</description>
  34749. <bitOffset>15</bitOffset>
  34750. <bitWidth>1</bitWidth>
  34751. <access>read-write</access>
  34752. </field>
  34753. </fields>
  34754. </register>
  34755. <register>
  34756. <name>COUNT5_RX</name>
  34757. <displayName>COUNT5_RX</displayName>
  34758. <description>Reception byte count 0</description>
  34759. <addressOffset>0x7E</addressOffset>
  34760. <size>0x10</size>
  34761. <resetValue>0x0000</resetValue>
  34762. <fields>
  34763. <field>
  34764. <name>COUNT5_RX</name>
  34765. <description>Reception byte count</description>
  34766. <bitOffset>0</bitOffset>
  34767. <bitWidth>10</bitWidth>
  34768. <access>read-only</access>
  34769. </field>
  34770. <field>
  34771. <name>NUM_BLOCK</name>
  34772. <description>Number of blocks</description>
  34773. <bitOffset>10</bitOffset>
  34774. <bitWidth>5</bitWidth>
  34775. <access>read-write</access>
  34776. </field>
  34777. <field>
  34778. <name>BL_SIZE</name>
  34779. <description>Block size</description>
  34780. <bitOffset>15</bitOffset>
  34781. <bitWidth>1</bitWidth>
  34782. <access>read-write</access>
  34783. </field>
  34784. </fields>
  34785. </register>
  34786. <register>
  34787. <name>COUNT6_RX</name>
  34788. <displayName>COUNT6_RX</displayName>
  34789. <description>Reception byte count 0</description>
  34790. <addressOffset>0x86</addressOffset>
  34791. <size>0x10</size>
  34792. <resetValue>0x0000</resetValue>
  34793. <fields>
  34794. <field>
  34795. <name>COUNT6_RX</name>
  34796. <description>Reception byte count</description>
  34797. <bitOffset>0</bitOffset>
  34798. <bitWidth>10</bitWidth>
  34799. <access>read-only</access>
  34800. </field>
  34801. <field>
  34802. <name>NUM_BLOCK</name>
  34803. <description>Number of blocks</description>
  34804. <bitOffset>10</bitOffset>
  34805. <bitWidth>5</bitWidth>
  34806. <access>read-write</access>
  34807. </field>
  34808. <field>
  34809. <name>BL_SIZE</name>
  34810. <description>Block size</description>
  34811. <bitOffset>15</bitOffset>
  34812. <bitWidth>1</bitWidth>
  34813. <access>read-write</access>
  34814. </field>
  34815. </fields>
  34816. </register>
  34817. <register>
  34818. <name>COUNT7_RX</name>
  34819. <displayName>COUNT7_RX</displayName>
  34820. <description>Reception byte count 0</description>
  34821. <addressOffset>0x8E</addressOffset>
  34822. <size>0x10</size>
  34823. <resetValue>0x0000</resetValue>
  34824. <fields>
  34825. <field>
  34826. <name>COUNT7_RX</name>
  34827. <description>Reception byte count</description>
  34828. <bitOffset>0</bitOffset>
  34829. <bitWidth>10</bitWidth>
  34830. <access>read-only</access>
  34831. </field>
  34832. <field>
  34833. <name>NUM_BLOCK</name>
  34834. <description>Number of blocks</description>
  34835. <bitOffset>10</bitOffset>
  34836. <bitWidth>5</bitWidth>
  34837. <access>read-write</access>
  34838. </field>
  34839. <field>
  34840. <name>BL_SIZE</name>
  34841. <description>Block size</description>
  34842. <bitOffset>15</bitOffset>
  34843. <bitWidth>1</bitWidth>
  34844. <access>read-write</access>
  34845. </field>
  34846. </fields>
  34847. </register>
  34848. <register>
  34849. <name>LPMCSR</name>
  34850. <displayName>LPMCSR</displayName>
  34851. <description>control and status register</description>
  34852. <alternateRegister>ADDR0_RX</alternateRegister>
  34853. <addressOffset>0x54</addressOffset>
  34854. <size>0x10</size>
  34855. <resetValue>0x0000</resetValue>
  34856. <fields>
  34857. <field>
  34858. <name>LPMEN</name>
  34859. <description>LPM support enable</description>
  34860. <bitOffset>0</bitOffset>
  34861. <bitWidth>1</bitWidth>
  34862. <access>read-write</access>
  34863. </field>
  34864. <field>
  34865. <name>LPMACK</name>
  34866. <description>LPM Token acknowledge enable</description>
  34867. <bitOffset>1</bitOffset>
  34868. <bitWidth>1</bitWidth>
  34869. <access>read-write</access>
  34870. </field>
  34871. <field>
  34872. <name>REMWAKE</name>
  34873. <description>RemoteWake value</description>
  34874. <bitOffset>3</bitOffset>
  34875. <bitWidth>1</bitWidth>
  34876. <access>read-write</access>
  34877. </field>
  34878. <field>
  34879. <name>BESL</name>
  34880. <description>BESL value</description>
  34881. <bitOffset>4</bitOffset>
  34882. <bitWidth>4</bitWidth>
  34883. <access>read-only</access>
  34884. </field>
  34885. </fields>
  34886. </register>
  34887. <register>
  34888. <name>BCDR</name>
  34889. <displayName>BCDR</displayName>
  34890. <description>Battery charging detector(</description>
  34891. <addressOffset>0x58</addressOffset>
  34892. <size>0x10</size>
  34893. <resetValue>0x0000</resetValue>
  34894. <fields>
  34895. <field>
  34896. <name>BCDEN</name>
  34897. <description>Battery charging detector (BCD) enable</description>
  34898. <bitOffset>0</bitOffset>
  34899. <bitWidth>1</bitWidth>
  34900. <access>read-write</access>
  34901. </field>
  34902. <field>
  34903. <name>DCDEN</name>
  34904. <description>Data contact detection (DCD) mode enable</description>
  34905. <bitOffset>1</bitOffset>
  34906. <bitWidth>1</bitWidth>
  34907. <access>read-write</access>
  34908. </field>
  34909. <field>
  34910. <name>PDEN</name>
  34911. <description>Primary detection (PD) mode enable</description>
  34912. <bitOffset>2</bitOffset>
  34913. <bitWidth>1</bitWidth>
  34914. <access>read-write</access>
  34915. </field>
  34916. <field>
  34917. <name>SDEN</name>
  34918. <description>Secondary detection (SD) mode enable</description>
  34919. <bitOffset>3</bitOffset>
  34920. <bitWidth>1</bitWidth>
  34921. <access>read-write</access>
  34922. </field>
  34923. <field>
  34924. <name>DCDET</name>
  34925. <description>Data contact detection (DCD) status</description>
  34926. <bitOffset>4</bitOffset>
  34927. <bitWidth>1</bitWidth>
  34928. <access>read-only</access>
  34929. </field>
  34930. <field>
  34931. <name>PDET</name>
  34932. <description>Primary detection (PD) status</description>
  34933. <bitOffset>5</bitOffset>
  34934. <bitWidth>1</bitWidth>
  34935. <access>read-only</access>
  34936. </field>
  34937. <field>
  34938. <name>SDET</name>
  34939. <description>Secondary detection (SD) status</description>
  34940. <bitOffset>6</bitOffset>
  34941. <bitWidth>1</bitWidth>
  34942. <access>read-only</access>
  34943. </field>
  34944. <field>
  34945. <name>PS2DET</name>
  34946. <description>DM pull-up detection status</description>
  34947. <bitOffset>7</bitOffset>
  34948. <bitWidth>1</bitWidth>
  34949. <access>read-only</access>
  34950. </field>
  34951. <field>
  34952. <name>DPPU</name>
  34953. <description>DP pull-up control</description>
  34954. <bitOffset>15</bitOffset>
  34955. <bitWidth>1</bitWidth>
  34956. <access>read-write</access>
  34957. </field>
  34958. </fields>
  34959. </register>
  34960. </registers>
  34961. </peripheral>
  34962. <peripheral>
  34963. <name>SCB</name>
  34964. <description>System control block</description>
  34965. <groupName>SCB</groupName>
  34966. <baseAddress>0xE000ED00</baseAddress>
  34967. <addressBlock>
  34968. <offset>0x0</offset>
  34969. <size>0x41</size>
  34970. <usage>registers</usage>
  34971. </addressBlock>
  34972. <registers>
  34973. <register>
  34974. <name>CPUID</name>
  34975. <displayName>CPUID</displayName>
  34976. <description>CPUID base register</description>
  34977. <addressOffset>0x0</addressOffset>
  34978. <size>0x20</size>
  34979. <access>read-only</access>
  34980. <resetValue>0x410FC241</resetValue>
  34981. <fields>
  34982. <field>
  34983. <name>Revision</name>
  34984. <description>Revision number</description>
  34985. <bitOffset>0</bitOffset>
  34986. <bitWidth>4</bitWidth>
  34987. </field>
  34988. <field>
  34989. <name>PartNo</name>
  34990. <description>Part number of the processor</description>
  34991. <bitOffset>4</bitOffset>
  34992. <bitWidth>12</bitWidth>
  34993. </field>
  34994. <field>
  34995. <name>Constant</name>
  34996. <description>Reads as 0xF</description>
  34997. <bitOffset>16</bitOffset>
  34998. <bitWidth>4</bitWidth>
  34999. </field>
  35000. <field>
  35001. <name>Variant</name>
  35002. <description>Variant number</description>
  35003. <bitOffset>20</bitOffset>
  35004. <bitWidth>4</bitWidth>
  35005. </field>
  35006. <field>
  35007. <name>Implementer</name>
  35008. <description>Implementer code</description>
  35009. <bitOffset>24</bitOffset>
  35010. <bitWidth>8</bitWidth>
  35011. </field>
  35012. </fields>
  35013. </register>
  35014. <register>
  35015. <name>ICSR</name>
  35016. <displayName>ICSR</displayName>
  35017. <description>Interrupt control and state register</description>
  35018. <addressOffset>0x4</addressOffset>
  35019. <size>0x20</size>
  35020. <access>read-write</access>
  35021. <resetValue>0x00000000</resetValue>
  35022. <fields>
  35023. <field>
  35024. <name>VECTACTIVE</name>
  35025. <description>Active vector</description>
  35026. <bitOffset>0</bitOffset>
  35027. <bitWidth>9</bitWidth>
  35028. </field>
  35029. <field>
  35030. <name>RETTOBASE</name>
  35031. <description>Return to base level</description>
  35032. <bitOffset>11</bitOffset>
  35033. <bitWidth>1</bitWidth>
  35034. </field>
  35035. <field>
  35036. <name>VECTPENDING</name>
  35037. <description>Pending vector</description>
  35038. <bitOffset>12</bitOffset>
  35039. <bitWidth>7</bitWidth>
  35040. </field>
  35041. <field>
  35042. <name>ISRPENDING</name>
  35043. <description>Interrupt pending flag</description>
  35044. <bitOffset>22</bitOffset>
  35045. <bitWidth>1</bitWidth>
  35046. </field>
  35047. <field>
  35048. <name>PENDSTCLR</name>
  35049. <description>SysTick exception clear-pending bit</description>
  35050. <bitOffset>25</bitOffset>
  35051. <bitWidth>1</bitWidth>
  35052. </field>
  35053. <field>
  35054. <name>PENDSTSET</name>
  35055. <description>SysTick exception set-pending bit</description>
  35056. <bitOffset>26</bitOffset>
  35057. <bitWidth>1</bitWidth>
  35058. </field>
  35059. <field>
  35060. <name>PENDSVCLR</name>
  35061. <description>PendSV clear-pending bit</description>
  35062. <bitOffset>27</bitOffset>
  35063. <bitWidth>1</bitWidth>
  35064. </field>
  35065. <field>
  35066. <name>PENDSVSET</name>
  35067. <description>PendSV set-pending bit</description>
  35068. <bitOffset>28</bitOffset>
  35069. <bitWidth>1</bitWidth>
  35070. </field>
  35071. <field>
  35072. <name>NMIPENDSET</name>
  35073. <description>NMI set-pending bit.</description>
  35074. <bitOffset>31</bitOffset>
  35075. <bitWidth>1</bitWidth>
  35076. </field>
  35077. </fields>
  35078. </register>
  35079. <register>
  35080. <name>VTOR</name>
  35081. <displayName>VTOR</displayName>
  35082. <description>Vector table offset register</description>
  35083. <addressOffset>0x8</addressOffset>
  35084. <size>0x20</size>
  35085. <access>read-write</access>
  35086. <resetValue>0x00000000</resetValue>
  35087. <fields>
  35088. <field>
  35089. <name>TBLOFF</name>
  35090. <description>Vector table base offset field</description>
  35091. <bitOffset>9</bitOffset>
  35092. <bitWidth>21</bitWidth>
  35093. </field>
  35094. </fields>
  35095. </register>
  35096. <register>
  35097. <name>AIRCR</name>
  35098. <displayName>AIRCR</displayName>
  35099. <description>Application interrupt and reset control register</description>
  35100. <addressOffset>0xC</addressOffset>
  35101. <size>0x20</size>
  35102. <access>read-write</access>
  35103. <resetValue>0x00000000</resetValue>
  35104. <fields>
  35105. <field>
  35106. <name>VECTRESET</name>
  35107. <description>VECTRESET</description>
  35108. <bitOffset>0</bitOffset>
  35109. <bitWidth>1</bitWidth>
  35110. </field>
  35111. <field>
  35112. <name>VECTCLRACTIVE</name>
  35113. <description>VECTCLRACTIVE</description>
  35114. <bitOffset>1</bitOffset>
  35115. <bitWidth>1</bitWidth>
  35116. </field>
  35117. <field>
  35118. <name>SYSRESETREQ</name>
  35119. <description>SYSRESETREQ</description>
  35120. <bitOffset>2</bitOffset>
  35121. <bitWidth>1</bitWidth>
  35122. </field>
  35123. <field>
  35124. <name>PRIGROUP</name>
  35125. <description>PRIGROUP</description>
  35126. <bitOffset>8</bitOffset>
  35127. <bitWidth>3</bitWidth>
  35128. </field>
  35129. <field>
  35130. <name>ENDIANESS</name>
  35131. <description>ENDIANESS</description>
  35132. <bitOffset>15</bitOffset>
  35133. <bitWidth>1</bitWidth>
  35134. </field>
  35135. <field>
  35136. <name>VECTKEYSTAT</name>
  35137. <description>Register key</description>
  35138. <bitOffset>16</bitOffset>
  35139. <bitWidth>16</bitWidth>
  35140. </field>
  35141. </fields>
  35142. </register>
  35143. <register>
  35144. <name>SCR</name>
  35145. <displayName>SCR</displayName>
  35146. <description>System control register</description>
  35147. <addressOffset>0x10</addressOffset>
  35148. <size>0x20</size>
  35149. <access>read-write</access>
  35150. <resetValue>0x00000000</resetValue>
  35151. <fields>
  35152. <field>
  35153. <name>SLEEPONEXIT</name>
  35154. <description>SLEEPONEXIT</description>
  35155. <bitOffset>1</bitOffset>
  35156. <bitWidth>1</bitWidth>
  35157. </field>
  35158. <field>
  35159. <name>SLEEPDEEP</name>
  35160. <description>SLEEPDEEP</description>
  35161. <bitOffset>2</bitOffset>
  35162. <bitWidth>1</bitWidth>
  35163. </field>
  35164. <field>
  35165. <name>SEVEONPEND</name>
  35166. <description>Send Event on Pending bit</description>
  35167. <bitOffset>4</bitOffset>
  35168. <bitWidth>1</bitWidth>
  35169. </field>
  35170. </fields>
  35171. </register>
  35172. <register>
  35173. <name>CCR</name>
  35174. <displayName>CCR</displayName>
  35175. <description>Configuration and control register</description>
  35176. <addressOffset>0x14</addressOffset>
  35177. <size>0x20</size>
  35178. <access>read-write</access>
  35179. <resetValue>0x00000000</resetValue>
  35180. <fields>
  35181. <field>
  35182. <name>NONBASETHRDENA</name>
  35183. <description>Configures how the processor enters Thread mode</description>
  35184. <bitOffset>0</bitOffset>
  35185. <bitWidth>1</bitWidth>
  35186. </field>
  35187. <field>
  35188. <name>USERSETMPEND</name>
  35189. <description>USERSETMPEND</description>
  35190. <bitOffset>1</bitOffset>
  35191. <bitWidth>1</bitWidth>
  35192. </field>
  35193. <field>
  35194. <name>UNALIGN__TRP</name>
  35195. <description>UNALIGN_ TRP</description>
  35196. <bitOffset>3</bitOffset>
  35197. <bitWidth>1</bitWidth>
  35198. </field>
  35199. <field>
  35200. <name>DIV_0_TRP</name>
  35201. <description>DIV_0_TRP</description>
  35202. <bitOffset>4</bitOffset>
  35203. <bitWidth>1</bitWidth>
  35204. </field>
  35205. <field>
  35206. <name>BFHFNMIGN</name>
  35207. <description>BFHFNMIGN</description>
  35208. <bitOffset>8</bitOffset>
  35209. <bitWidth>1</bitWidth>
  35210. </field>
  35211. <field>
  35212. <name>STKALIGN</name>
  35213. <description>STKALIGN</description>
  35214. <bitOffset>9</bitOffset>
  35215. <bitWidth>1</bitWidth>
  35216. </field>
  35217. </fields>
  35218. </register>
  35219. <register>
  35220. <name>SHPR1</name>
  35221. <displayName>SHPR1</displayName>
  35222. <description>System handler priority registers</description>
  35223. <addressOffset>0x18</addressOffset>
  35224. <size>0x20</size>
  35225. <access>read-write</access>
  35226. <resetValue>0x00000000</resetValue>
  35227. <fields>
  35228. <field>
  35229. <name>PRI_4</name>
  35230. <description>Priority of system handler 4</description>
  35231. <bitOffset>0</bitOffset>
  35232. <bitWidth>8</bitWidth>
  35233. </field>
  35234. <field>
  35235. <name>PRI_5</name>
  35236. <description>Priority of system handler 5</description>
  35237. <bitOffset>8</bitOffset>
  35238. <bitWidth>8</bitWidth>
  35239. </field>
  35240. <field>
  35241. <name>PRI_6</name>
  35242. <description>Priority of system handler 6</description>
  35243. <bitOffset>16</bitOffset>
  35244. <bitWidth>8</bitWidth>
  35245. </field>
  35246. </fields>
  35247. </register>
  35248. <register>
  35249. <name>SHPR2</name>
  35250. <displayName>SHPR2</displayName>
  35251. <description>System handler priority registers</description>
  35252. <addressOffset>0x1C</addressOffset>
  35253. <size>0x20</size>
  35254. <access>read-write</access>
  35255. <resetValue>0x00000000</resetValue>
  35256. <fields>
  35257. <field>
  35258. <name>PRI_11</name>
  35259. <description>Priority of system handler 11</description>
  35260. <bitOffset>24</bitOffset>
  35261. <bitWidth>8</bitWidth>
  35262. </field>
  35263. </fields>
  35264. </register>
  35265. <register>
  35266. <name>SHPR3</name>
  35267. <displayName>SHPR3</displayName>
  35268. <description>System handler priority registers</description>
  35269. <addressOffset>0x20</addressOffset>
  35270. <size>0x20</size>
  35271. <access>read-write</access>
  35272. <resetValue>0x00000000</resetValue>
  35273. <fields>
  35274. <field>
  35275. <name>PRI_14</name>
  35276. <description>Priority of system handler 14</description>
  35277. <bitOffset>16</bitOffset>
  35278. <bitWidth>8</bitWidth>
  35279. </field>
  35280. <field>
  35281. <name>PRI_15</name>
  35282. <description>Priority of system handler 15</description>
  35283. <bitOffset>24</bitOffset>
  35284. <bitWidth>8</bitWidth>
  35285. </field>
  35286. </fields>
  35287. </register>
  35288. <register>
  35289. <name>SHCSR</name>
  35290. <displayName>SHCSR</displayName>
  35291. <description>System handler control and state register</description>
  35292. <addressOffset>0x24</addressOffset>
  35293. <size>0x20</size>
  35294. <access>read-write</access>
  35295. <resetValue>0x00000000</resetValue>
  35296. <fields>
  35297. <field>
  35298. <name>MEMFAULTACT</name>
  35299. <description>Memory management fault exception active bit</description>
  35300. <bitOffset>0</bitOffset>
  35301. <bitWidth>1</bitWidth>
  35302. </field>
  35303. <field>
  35304. <name>BUSFAULTACT</name>
  35305. <description>Bus fault exception active bit</description>
  35306. <bitOffset>1</bitOffset>
  35307. <bitWidth>1</bitWidth>
  35308. </field>
  35309. <field>
  35310. <name>USGFAULTACT</name>
  35311. <description>Usage fault exception active bit</description>
  35312. <bitOffset>3</bitOffset>
  35313. <bitWidth>1</bitWidth>
  35314. </field>
  35315. <field>
  35316. <name>SVCALLACT</name>
  35317. <description>SVC call active bit</description>
  35318. <bitOffset>7</bitOffset>
  35319. <bitWidth>1</bitWidth>
  35320. </field>
  35321. <field>
  35322. <name>MONITORACT</name>
  35323. <description>Debug monitor active bit</description>
  35324. <bitOffset>8</bitOffset>
  35325. <bitWidth>1</bitWidth>
  35326. </field>
  35327. <field>
  35328. <name>PENDSVACT</name>
  35329. <description>PendSV exception active bit</description>
  35330. <bitOffset>10</bitOffset>
  35331. <bitWidth>1</bitWidth>
  35332. </field>
  35333. <field>
  35334. <name>SYSTICKACT</name>
  35335. <description>SysTick exception active bit</description>
  35336. <bitOffset>11</bitOffset>
  35337. <bitWidth>1</bitWidth>
  35338. </field>
  35339. <field>
  35340. <name>USGFAULTPENDED</name>
  35341. <description>Usage fault exception pending bit</description>
  35342. <bitOffset>12</bitOffset>
  35343. <bitWidth>1</bitWidth>
  35344. </field>
  35345. <field>
  35346. <name>MEMFAULTPENDED</name>
  35347. <description>Memory management fault exception pending bit</description>
  35348. <bitOffset>13</bitOffset>
  35349. <bitWidth>1</bitWidth>
  35350. </field>
  35351. <field>
  35352. <name>BUSFAULTPENDED</name>
  35353. <description>Bus fault exception pending bit</description>
  35354. <bitOffset>14</bitOffset>
  35355. <bitWidth>1</bitWidth>
  35356. </field>
  35357. <field>
  35358. <name>SVCALLPENDED</name>
  35359. <description>SVC call pending bit</description>
  35360. <bitOffset>15</bitOffset>
  35361. <bitWidth>1</bitWidth>
  35362. </field>
  35363. <field>
  35364. <name>MEMFAULTENA</name>
  35365. <description>Memory management fault enable bit</description>
  35366. <bitOffset>16</bitOffset>
  35367. <bitWidth>1</bitWidth>
  35368. </field>
  35369. <field>
  35370. <name>BUSFAULTENA</name>
  35371. <description>Bus fault enable bit</description>
  35372. <bitOffset>17</bitOffset>
  35373. <bitWidth>1</bitWidth>
  35374. </field>
  35375. <field>
  35376. <name>USGFAULTENA</name>
  35377. <description>Usage fault enable bit</description>
  35378. <bitOffset>18</bitOffset>
  35379. <bitWidth>1</bitWidth>
  35380. </field>
  35381. </fields>
  35382. </register>
  35383. <register>
  35384. <name>CFSR_UFSR_BFSR_MMFSR</name>
  35385. <displayName>CFSR_UFSR_BFSR_MMFSR</displayName>
  35386. <description>Configurable fault status register</description>
  35387. <addressOffset>0x28</addressOffset>
  35388. <size>0x20</size>
  35389. <access>read-write</access>
  35390. <resetValue>0x00000000</resetValue>
  35391. <fields>
  35392. <field>
  35393. <name>IACCVIOL</name>
  35394. <description>Instruction access violation flag</description>
  35395. <bitOffset>1</bitOffset>
  35396. <bitWidth>1</bitWidth>
  35397. </field>
  35398. <field>
  35399. <name>MUNSTKERR</name>
  35400. <description>Memory manager fault on unstacking for a return from exception</description>
  35401. <bitOffset>3</bitOffset>
  35402. <bitWidth>1</bitWidth>
  35403. </field>
  35404. <field>
  35405. <name>MSTKERR</name>
  35406. <description>Memory manager fault on stacking for exception entry.</description>
  35407. <bitOffset>4</bitOffset>
  35408. <bitWidth>1</bitWidth>
  35409. </field>
  35410. <field>
  35411. <name>MLSPERR</name>
  35412. <description>MLSPERR</description>
  35413. <bitOffset>5</bitOffset>
  35414. <bitWidth>1</bitWidth>
  35415. </field>
  35416. <field>
  35417. <name>MMARVALID</name>
  35418. <description>Memory Management Fault Address Register (MMAR) valid flag</description>
  35419. <bitOffset>7</bitOffset>
  35420. <bitWidth>1</bitWidth>
  35421. </field>
  35422. <field>
  35423. <name>IBUSERR</name>
  35424. <description>Instruction bus error</description>
  35425. <bitOffset>8</bitOffset>
  35426. <bitWidth>1</bitWidth>
  35427. </field>
  35428. <field>
  35429. <name>PRECISERR</name>
  35430. <description>Precise data bus error</description>
  35431. <bitOffset>9</bitOffset>
  35432. <bitWidth>1</bitWidth>
  35433. </field>
  35434. <field>
  35435. <name>IMPRECISERR</name>
  35436. <description>Imprecise data bus error</description>
  35437. <bitOffset>10</bitOffset>
  35438. <bitWidth>1</bitWidth>
  35439. </field>
  35440. <field>
  35441. <name>UNSTKERR</name>
  35442. <description>Bus fault on unstacking for a return from exception</description>
  35443. <bitOffset>11</bitOffset>
  35444. <bitWidth>1</bitWidth>
  35445. </field>
  35446. <field>
  35447. <name>STKERR</name>
  35448. <description>Bus fault on stacking for exception entry</description>
  35449. <bitOffset>12</bitOffset>
  35450. <bitWidth>1</bitWidth>
  35451. </field>
  35452. <field>
  35453. <name>LSPERR</name>
  35454. <description>Bus fault on floating-point lazy state preservation</description>
  35455. <bitOffset>13</bitOffset>
  35456. <bitWidth>1</bitWidth>
  35457. </field>
  35458. <field>
  35459. <name>BFARVALID</name>
  35460. <description>Bus Fault Address Register (BFAR) valid flag</description>
  35461. <bitOffset>15</bitOffset>
  35462. <bitWidth>1</bitWidth>
  35463. </field>
  35464. <field>
  35465. <name>UNDEFINSTR</name>
  35466. <description>Undefined instruction usage fault</description>
  35467. <bitOffset>16</bitOffset>
  35468. <bitWidth>1</bitWidth>
  35469. </field>
  35470. <field>
  35471. <name>INVSTATE</name>
  35472. <description>Invalid state usage fault</description>
  35473. <bitOffset>17</bitOffset>
  35474. <bitWidth>1</bitWidth>
  35475. </field>
  35476. <field>
  35477. <name>INVPC</name>
  35478. <description>Invalid PC load usage fault</description>
  35479. <bitOffset>18</bitOffset>
  35480. <bitWidth>1</bitWidth>
  35481. </field>
  35482. <field>
  35483. <name>NOCP</name>
  35484. <description>No coprocessor usage fault.</description>
  35485. <bitOffset>19</bitOffset>
  35486. <bitWidth>1</bitWidth>
  35487. </field>
  35488. <field>
  35489. <name>UNALIGNED</name>
  35490. <description>Unaligned access usage fault</description>
  35491. <bitOffset>24</bitOffset>
  35492. <bitWidth>1</bitWidth>
  35493. </field>
  35494. <field>
  35495. <name>DIVBYZERO</name>
  35496. <description>Divide by zero usage fault</description>
  35497. <bitOffset>25</bitOffset>
  35498. <bitWidth>1</bitWidth>
  35499. </field>
  35500. </fields>
  35501. </register>
  35502. <register>
  35503. <name>HFSR</name>
  35504. <displayName>HFSR</displayName>
  35505. <description>Hard fault status register</description>
  35506. <addressOffset>0x2C</addressOffset>
  35507. <size>0x20</size>
  35508. <access>read-write</access>
  35509. <resetValue>0x00000000</resetValue>
  35510. <fields>
  35511. <field>
  35512. <name>VECTTBL</name>
  35513. <description>Vector table hard fault</description>
  35514. <bitOffset>1</bitOffset>
  35515. <bitWidth>1</bitWidth>
  35516. </field>
  35517. <field>
  35518. <name>FORCED</name>
  35519. <description>Forced hard fault</description>
  35520. <bitOffset>30</bitOffset>
  35521. <bitWidth>1</bitWidth>
  35522. </field>
  35523. <field>
  35524. <name>DEBUG_VT</name>
  35525. <description>Reserved for Debug use</description>
  35526. <bitOffset>31</bitOffset>
  35527. <bitWidth>1</bitWidth>
  35528. </field>
  35529. </fields>
  35530. </register>
  35531. <register>
  35532. <name>MMFAR</name>
  35533. <displayName>MMFAR</displayName>
  35534. <description>Memory management fault address register</description>
  35535. <addressOffset>0x34</addressOffset>
  35536. <size>0x20</size>
  35537. <access>read-write</access>
  35538. <resetValue>0x00000000</resetValue>
  35539. <fields>
  35540. <field>
  35541. <name>MMFAR</name>
  35542. <description>Memory management fault address</description>
  35543. <bitOffset>0</bitOffset>
  35544. <bitWidth>32</bitWidth>
  35545. </field>
  35546. </fields>
  35547. </register>
  35548. <register>
  35549. <name>BFAR</name>
  35550. <displayName>BFAR</displayName>
  35551. <description>Bus fault address register</description>
  35552. <addressOffset>0x38</addressOffset>
  35553. <size>0x20</size>
  35554. <access>read-write</access>
  35555. <resetValue>0x00000000</resetValue>
  35556. <fields>
  35557. <field>
  35558. <name>BFAR</name>
  35559. <description>Bus fault address</description>
  35560. <bitOffset>0</bitOffset>
  35561. <bitWidth>32</bitWidth>
  35562. </field>
  35563. </fields>
  35564. </register>
  35565. <register>
  35566. <name>AFSR</name>
  35567. <displayName>AFSR</displayName>
  35568. <description>Auxiliary fault status register</description>
  35569. <addressOffset>0x3C</addressOffset>
  35570. <size>0x20</size>
  35571. <access>read-write</access>
  35572. <resetValue>0x00000000</resetValue>
  35573. <fields>
  35574. <field>
  35575. <name>IMPDEF</name>
  35576. <description>Implementation defined</description>
  35577. <bitOffset>0</bitOffset>
  35578. <bitWidth>32</bitWidth>
  35579. </field>
  35580. </fields>
  35581. </register>
  35582. </registers>
  35583. </peripheral>
  35584. <peripheral>
  35585. <name>STK</name>
  35586. <description>SysTick timer</description>
  35587. <groupName>STK</groupName>
  35588. <baseAddress>0xE000E010</baseAddress>
  35589. <addressBlock>
  35590. <offset>0x0</offset>
  35591. <size>0x11</size>
  35592. <usage>registers</usage>
  35593. </addressBlock>
  35594. <registers>
  35595. <register>
  35596. <name>CTRL</name>
  35597. <displayName>CTRL</displayName>
  35598. <description>SysTick control and status register</description>
  35599. <addressOffset>0x0</addressOffset>
  35600. <size>0x20</size>
  35601. <access>read-write</access>
  35602. <resetValue>0X00000000</resetValue>
  35603. <fields>
  35604. <field>
  35605. <name>ENABLE</name>
  35606. <description>Counter enable</description>
  35607. <bitOffset>0</bitOffset>
  35608. <bitWidth>1</bitWidth>
  35609. </field>
  35610. <field>
  35611. <name>TICKINT</name>
  35612. <description>SysTick exception request enable</description>
  35613. <bitOffset>1</bitOffset>
  35614. <bitWidth>1</bitWidth>
  35615. </field>
  35616. <field>
  35617. <name>CLKSOURCE</name>
  35618. <description>Clock source selection</description>
  35619. <bitOffset>2</bitOffset>
  35620. <bitWidth>1</bitWidth>
  35621. </field>
  35622. <field>
  35623. <name>COUNTFLAG</name>
  35624. <description>COUNTFLAG</description>
  35625. <bitOffset>16</bitOffset>
  35626. <bitWidth>1</bitWidth>
  35627. </field>
  35628. </fields>
  35629. </register>
  35630. <register>
  35631. <name>LOAD</name>
  35632. <displayName>LOAD</displayName>
  35633. <description>SysTick reload value register</description>
  35634. <addressOffset>0x4</addressOffset>
  35635. <size>0x20</size>
  35636. <access>read-write</access>
  35637. <resetValue>0X00000000</resetValue>
  35638. <fields>
  35639. <field>
  35640. <name>RELOAD</name>
  35641. <description>RELOAD value</description>
  35642. <bitOffset>0</bitOffset>
  35643. <bitWidth>24</bitWidth>
  35644. </field>
  35645. </fields>
  35646. </register>
  35647. <register>
  35648. <name>VAL</name>
  35649. <displayName>VAL</displayName>
  35650. <description>SysTick current value register</description>
  35651. <addressOffset>0x8</addressOffset>
  35652. <size>0x20</size>
  35653. <access>read-write</access>
  35654. <resetValue>0X00000000</resetValue>
  35655. <fields>
  35656. <field>
  35657. <name>CURRENT</name>
  35658. <description>Current counter value</description>
  35659. <bitOffset>0</bitOffset>
  35660. <bitWidth>24</bitWidth>
  35661. </field>
  35662. </fields>
  35663. </register>
  35664. <register>
  35665. <name>CALIB</name>
  35666. <displayName>CALIB</displayName>
  35667. <description>SysTick calibration value register</description>
  35668. <addressOffset>0xC</addressOffset>
  35669. <size>0x20</size>
  35670. <access>read-write</access>
  35671. <resetValue>0X00000000</resetValue>
  35672. <fields>
  35673. <field>
  35674. <name>TENMS</name>
  35675. <description>Calibration value</description>
  35676. <bitOffset>0</bitOffset>
  35677. <bitWidth>24</bitWidth>
  35678. </field>
  35679. <field>
  35680. <name>SKEW</name>
  35681. <description>SKEW flag: Indicates whether the TENMS value is exact</description>
  35682. <bitOffset>30</bitOffset>
  35683. <bitWidth>1</bitWidth>
  35684. </field>
  35685. <field>
  35686. <name>NOREF</name>
  35687. <description>NOREF flag. Reads as zero</description>
  35688. <bitOffset>31</bitOffset>
  35689. <bitWidth>1</bitWidth>
  35690. </field>
  35691. </fields>
  35692. </register>
  35693. </registers>
  35694. </peripheral>
  35695. <peripheral>
  35696. <name>MPU</name>
  35697. <description>Memory protection unit</description>
  35698. <groupName>MPU</groupName>
  35699. <baseAddress>0xE000ED90</baseAddress>
  35700. <addressBlock>
  35701. <offset>0x0</offset>
  35702. <size>0x15</size>
  35703. <usage>registers</usage>
  35704. </addressBlock>
  35705. <registers>
  35706. <register>
  35707. <name>MPU_TYPER</name>
  35708. <displayName>MPU_TYPER</displayName>
  35709. <description>MPU type register</description>
  35710. <addressOffset>0x0</addressOffset>
  35711. <size>0x20</size>
  35712. <access>read-only</access>
  35713. <resetValue>0X00000800</resetValue>
  35714. <fields>
  35715. <field>
  35716. <name>SEPARATE</name>
  35717. <description>Separate flag</description>
  35718. <bitOffset>0</bitOffset>
  35719. <bitWidth>1</bitWidth>
  35720. </field>
  35721. <field>
  35722. <name>DREGION</name>
  35723. <description>Number of MPU data regions</description>
  35724. <bitOffset>8</bitOffset>
  35725. <bitWidth>8</bitWidth>
  35726. </field>
  35727. <field>
  35728. <name>IREGION</name>
  35729. <description>Number of MPU instruction regions</description>
  35730. <bitOffset>16</bitOffset>
  35731. <bitWidth>8</bitWidth>
  35732. </field>
  35733. </fields>
  35734. </register>
  35735. <register>
  35736. <name>MPU_CTRL</name>
  35737. <displayName>MPU_CTRL</displayName>
  35738. <description>MPU control register</description>
  35739. <addressOffset>0x4</addressOffset>
  35740. <size>0x20</size>
  35741. <access>read-only</access>
  35742. <resetValue>0X00000000</resetValue>
  35743. <fields>
  35744. <field>
  35745. <name>ENABLE</name>
  35746. <description>Enables the MPU</description>
  35747. <bitOffset>0</bitOffset>
  35748. <bitWidth>1</bitWidth>
  35749. </field>
  35750. <field>
  35751. <name>HFNMIENA</name>
  35752. <description>Enables the operation of MPU during hard fault</description>
  35753. <bitOffset>1</bitOffset>
  35754. <bitWidth>1</bitWidth>
  35755. </field>
  35756. <field>
  35757. <name>PRIVDEFENA</name>
  35758. <description>Enable priviliged software access to default memory map</description>
  35759. <bitOffset>2</bitOffset>
  35760. <bitWidth>1</bitWidth>
  35761. </field>
  35762. </fields>
  35763. </register>
  35764. <register>
  35765. <name>MPU_RNR</name>
  35766. <displayName>MPU_RNR</displayName>
  35767. <description>MPU region number register</description>
  35768. <addressOffset>0x8</addressOffset>
  35769. <size>0x20</size>
  35770. <access>read-write</access>
  35771. <resetValue>0X00000000</resetValue>
  35772. <fields>
  35773. <field>
  35774. <name>REGION</name>
  35775. <description>MPU region</description>
  35776. <bitOffset>0</bitOffset>
  35777. <bitWidth>8</bitWidth>
  35778. </field>
  35779. </fields>
  35780. </register>
  35781. <register>
  35782. <name>MPU_RBAR</name>
  35783. <displayName>MPU_RBAR</displayName>
  35784. <description>MPU region base address register</description>
  35785. <addressOffset>0xC</addressOffset>
  35786. <size>0x20</size>
  35787. <access>read-write</access>
  35788. <resetValue>0X00000000</resetValue>
  35789. <fields>
  35790. <field>
  35791. <name>REGION</name>
  35792. <description>MPU region field</description>
  35793. <bitOffset>0</bitOffset>
  35794. <bitWidth>4</bitWidth>
  35795. </field>
  35796. <field>
  35797. <name>VALID</name>
  35798. <description>MPU region number valid</description>
  35799. <bitOffset>4</bitOffset>
  35800. <bitWidth>1</bitWidth>
  35801. </field>
  35802. <field>
  35803. <name>ADDR</name>
  35804. <description>Region base address field</description>
  35805. <bitOffset>5</bitOffset>
  35806. <bitWidth>27</bitWidth>
  35807. </field>
  35808. </fields>
  35809. </register>
  35810. <register>
  35811. <name>MPU_RASR</name>
  35812. <displayName>MPU_RASR</displayName>
  35813. <description>MPU region attribute and size register</description>
  35814. <addressOffset>0x10</addressOffset>
  35815. <size>0x20</size>
  35816. <access>read-write</access>
  35817. <resetValue>0X00000000</resetValue>
  35818. <fields>
  35819. <field>
  35820. <name>ENABLE</name>
  35821. <description>Region enable bit.</description>
  35822. <bitOffset>0</bitOffset>
  35823. <bitWidth>1</bitWidth>
  35824. </field>
  35825. <field>
  35826. <name>SIZE</name>
  35827. <description>Size of the MPU protection region</description>
  35828. <bitOffset>1</bitOffset>
  35829. <bitWidth>5</bitWidth>
  35830. </field>
  35831. <field>
  35832. <name>SRD</name>
  35833. <description>Subregion disable bits</description>
  35834. <bitOffset>8</bitOffset>
  35835. <bitWidth>8</bitWidth>
  35836. </field>
  35837. <field>
  35838. <name>B</name>
  35839. <description>memory attribute</description>
  35840. <bitOffset>16</bitOffset>
  35841. <bitWidth>1</bitWidth>
  35842. </field>
  35843. <field>
  35844. <name>C</name>
  35845. <description>memory attribute</description>
  35846. <bitOffset>17</bitOffset>
  35847. <bitWidth>1</bitWidth>
  35848. </field>
  35849. <field>
  35850. <name>S</name>
  35851. <description>Shareable memory attribute</description>
  35852. <bitOffset>18</bitOffset>
  35853. <bitWidth>1</bitWidth>
  35854. </field>
  35855. <field>
  35856. <name>TEX</name>
  35857. <description>memory attribute</description>
  35858. <bitOffset>19</bitOffset>
  35859. <bitWidth>3</bitWidth>
  35860. </field>
  35861. <field>
  35862. <name>AP</name>
  35863. <description>Access permission</description>
  35864. <bitOffset>24</bitOffset>
  35865. <bitWidth>3</bitWidth>
  35866. </field>
  35867. <field>
  35868. <name>XN</name>
  35869. <description>Instruction access disable bit</description>
  35870. <bitOffset>28</bitOffset>
  35871. <bitWidth>1</bitWidth>
  35872. </field>
  35873. </fields>
  35874. </register>
  35875. </registers>
  35876. </peripheral>
  35877. <peripheral>
  35878. <name>FPU</name>
  35879. <description>Floting point unit</description>
  35880. <groupName>FPU</groupName>
  35881. <baseAddress>0xE000EF34</baseAddress>
  35882. <addressBlock>
  35883. <offset>0x0</offset>
  35884. <size>0xD</size>
  35885. <usage>registers</usage>
  35886. </addressBlock>
  35887. <interrupt>
  35888. <name>FPU</name>
  35889. <description>Floating point unit interrupt</description>
  35890. <value>54</value>
  35891. </interrupt>
  35892. <registers>
  35893. <register>
  35894. <name>FPCCR</name>
  35895. <displayName>FPCCR</displayName>
  35896. <description>Floating-point context control register</description>
  35897. <addressOffset>0x0</addressOffset>
  35898. <size>0x20</size>
  35899. <access>read-write</access>
  35900. <resetValue>0x00000000</resetValue>
  35901. <fields>
  35902. <field>
  35903. <name>LSPACT</name>
  35904. <description>LSPACT</description>
  35905. <bitOffset>0</bitOffset>
  35906. <bitWidth>1</bitWidth>
  35907. </field>
  35908. <field>
  35909. <name>USER</name>
  35910. <description>USER</description>
  35911. <bitOffset>1</bitOffset>
  35912. <bitWidth>1</bitWidth>
  35913. </field>
  35914. <field>
  35915. <name>THREAD</name>
  35916. <description>THREAD</description>
  35917. <bitOffset>3</bitOffset>
  35918. <bitWidth>1</bitWidth>
  35919. </field>
  35920. <field>
  35921. <name>HFRDY</name>
  35922. <description>HFRDY</description>
  35923. <bitOffset>4</bitOffset>
  35924. <bitWidth>1</bitWidth>
  35925. </field>
  35926. <field>
  35927. <name>MMRDY</name>
  35928. <description>MMRDY</description>
  35929. <bitOffset>5</bitOffset>
  35930. <bitWidth>1</bitWidth>
  35931. </field>
  35932. <field>
  35933. <name>BFRDY</name>
  35934. <description>BFRDY</description>
  35935. <bitOffset>6</bitOffset>
  35936. <bitWidth>1</bitWidth>
  35937. </field>
  35938. <field>
  35939. <name>MONRDY</name>
  35940. <description>MONRDY</description>
  35941. <bitOffset>8</bitOffset>
  35942. <bitWidth>1</bitWidth>
  35943. </field>
  35944. <field>
  35945. <name>LSPEN</name>
  35946. <description>LSPEN</description>
  35947. <bitOffset>30</bitOffset>
  35948. <bitWidth>1</bitWidth>
  35949. </field>
  35950. <field>
  35951. <name>ASPEN</name>
  35952. <description>ASPEN</description>
  35953. <bitOffset>31</bitOffset>
  35954. <bitWidth>1</bitWidth>
  35955. </field>
  35956. </fields>
  35957. </register>
  35958. <register>
  35959. <name>FPCAR</name>
  35960. <displayName>FPCAR</displayName>
  35961. <description>Floating-point context address register</description>
  35962. <addressOffset>0x4</addressOffset>
  35963. <size>0x20</size>
  35964. <access>read-write</access>
  35965. <resetValue>0x00000000</resetValue>
  35966. <fields>
  35967. <field>
  35968. <name>ADDRESS</name>
  35969. <description>Location of unpopulated floating-point</description>
  35970. <bitOffset>3</bitOffset>
  35971. <bitWidth>29</bitWidth>
  35972. </field>
  35973. </fields>
  35974. </register>
  35975. <register>
  35976. <name>FPSCR</name>
  35977. <displayName>FPSCR</displayName>
  35978. <description>Floating-point status control register</description>
  35979. <addressOffset>0x8</addressOffset>
  35980. <size>0x20</size>
  35981. <access>read-write</access>
  35982. <resetValue>0x00000000</resetValue>
  35983. <fields>
  35984. <field>
  35985. <name>IOC</name>
  35986. <description>Invalid operation cumulative exception bit</description>
  35987. <bitOffset>0</bitOffset>
  35988. <bitWidth>1</bitWidth>
  35989. </field>
  35990. <field>
  35991. <name>DZC</name>
  35992. <description>Division by zero cumulative exception bit.</description>
  35993. <bitOffset>1</bitOffset>
  35994. <bitWidth>1</bitWidth>
  35995. </field>
  35996. <field>
  35997. <name>OFC</name>
  35998. <description>Overflow cumulative exception bit</description>
  35999. <bitOffset>2</bitOffset>
  36000. <bitWidth>1</bitWidth>
  36001. </field>
  36002. <field>
  36003. <name>UFC</name>
  36004. <description>Underflow cumulative exception bit</description>
  36005. <bitOffset>3</bitOffset>
  36006. <bitWidth>1</bitWidth>
  36007. </field>
  36008. <field>
  36009. <name>IXC</name>
  36010. <description>Inexact cumulative exception bit</description>
  36011. <bitOffset>4</bitOffset>
  36012. <bitWidth>1</bitWidth>
  36013. </field>
  36014. <field>
  36015. <name>IDC</name>
  36016. <description>Input denormal cumulative exception bit.</description>
  36017. <bitOffset>7</bitOffset>
  36018. <bitWidth>1</bitWidth>
  36019. </field>
  36020. <field>
  36021. <name>RMode</name>
  36022. <description>Rounding Mode control field</description>
  36023. <bitOffset>22</bitOffset>
  36024. <bitWidth>2</bitWidth>
  36025. </field>
  36026. <field>
  36027. <name>FZ</name>
  36028. <description>Flush-to-zero mode control bit:</description>
  36029. <bitOffset>24</bitOffset>
  36030. <bitWidth>1</bitWidth>
  36031. </field>
  36032. <field>
  36033. <name>DN</name>
  36034. <description>Default NaN mode control bit</description>
  36035. <bitOffset>25</bitOffset>
  36036. <bitWidth>1</bitWidth>
  36037. </field>
  36038. <field>
  36039. <name>AHP</name>
  36040. <description>Alternative half-precision control bit</description>
  36041. <bitOffset>26</bitOffset>
  36042. <bitWidth>1</bitWidth>
  36043. </field>
  36044. <field>
  36045. <name>V</name>
  36046. <description>Overflow condition code flag</description>
  36047. <bitOffset>28</bitOffset>
  36048. <bitWidth>1</bitWidth>
  36049. </field>
  36050. <field>
  36051. <name>C</name>
  36052. <description>Carry condition code flag</description>
  36053. <bitOffset>29</bitOffset>
  36054. <bitWidth>1</bitWidth>
  36055. </field>
  36056. <field>
  36057. <name>Z</name>
  36058. <description>Zero condition code flag</description>
  36059. <bitOffset>30</bitOffset>
  36060. <bitWidth>1</bitWidth>
  36061. </field>
  36062. <field>
  36063. <name>N</name>
  36064. <description>Negative condition code flag</description>
  36065. <bitOffset>31</bitOffset>
  36066. <bitWidth>1</bitWidth>
  36067. </field>
  36068. </fields>
  36069. </register>
  36070. </registers>
  36071. </peripheral>
  36072. <peripheral>
  36073. <name>NVIC</name>
  36074. <description>Nested Vectored Interrupt Controller</description>
  36075. <groupName>NVIC</groupName>
  36076. <baseAddress>0xE000E100</baseAddress>
  36077. <addressBlock>
  36078. <offset>0x0</offset>
  36079. <size>0x351</size>
  36080. <usage>registers</usage>
  36081. </addressBlock>
  36082. <registers>
  36083. <register>
  36084. <name>ISER0</name>
  36085. <displayName>ISER0</displayName>
  36086. <description>Interrupt Set-Enable Register</description>
  36087. <addressOffset>0x0</addressOffset>
  36088. <size>0x20</size>
  36089. <access>read-write</access>
  36090. <resetValue>0x00000000</resetValue>
  36091. <fields>
  36092. <field>
  36093. <name>SETENA</name>
  36094. <description>SETENA</description>
  36095. <bitOffset>0</bitOffset>
  36096. <bitWidth>32</bitWidth>
  36097. </field>
  36098. </fields>
  36099. </register>
  36100. <register>
  36101. <name>ISER1</name>
  36102. <displayName>ISER1</displayName>
  36103. <description>Interrupt Set-Enable Register</description>
  36104. <addressOffset>0x4</addressOffset>
  36105. <size>0x20</size>
  36106. <access>read-write</access>
  36107. <resetValue>0x00000000</resetValue>
  36108. <fields>
  36109. <field>
  36110. <name>SETENA</name>
  36111. <description>SETENA</description>
  36112. <bitOffset>0</bitOffset>
  36113. <bitWidth>32</bitWidth>
  36114. </field>
  36115. </fields>
  36116. </register>
  36117. <register>
  36118. <name>ICER0</name>
  36119. <displayName>ICER0</displayName>
  36120. <description>Interrupt Clear-Enable Register</description>
  36121. <addressOffset>0x80</addressOffset>
  36122. <size>0x20</size>
  36123. <access>read-write</access>
  36124. <resetValue>0x00000000</resetValue>
  36125. <fields>
  36126. <field>
  36127. <name>CLRENA</name>
  36128. <description>CLRENA</description>
  36129. <bitOffset>0</bitOffset>
  36130. <bitWidth>32</bitWidth>
  36131. </field>
  36132. </fields>
  36133. </register>
  36134. <register>
  36135. <name>ICER1</name>
  36136. <displayName>ICER1</displayName>
  36137. <description>Interrupt Clear-Enable Register</description>
  36138. <addressOffset>0x84</addressOffset>
  36139. <size>0x20</size>
  36140. <access>read-write</access>
  36141. <resetValue>0x00000000</resetValue>
  36142. <fields>
  36143. <field>
  36144. <name>CLRENA</name>
  36145. <description>CLRENA</description>
  36146. <bitOffset>0</bitOffset>
  36147. <bitWidth>32</bitWidth>
  36148. </field>
  36149. </fields>
  36150. </register>
  36151. <register>
  36152. <name>ISPR0</name>
  36153. <displayName>ISPR0</displayName>
  36154. <description>Interrupt Set-Pending Register</description>
  36155. <addressOffset>0x100</addressOffset>
  36156. <size>0x20</size>
  36157. <access>read-write</access>
  36158. <resetValue>0x00000000</resetValue>
  36159. <fields>
  36160. <field>
  36161. <name>SETPEND</name>
  36162. <description>SETPEND</description>
  36163. <bitOffset>0</bitOffset>
  36164. <bitWidth>32</bitWidth>
  36165. </field>
  36166. </fields>
  36167. </register>
  36168. <register>
  36169. <name>ISPR1</name>
  36170. <displayName>ISPR1</displayName>
  36171. <description>Interrupt Set-Pending Register</description>
  36172. <addressOffset>0x104</addressOffset>
  36173. <size>0x20</size>
  36174. <access>read-write</access>
  36175. <resetValue>0x00000000</resetValue>
  36176. <fields>
  36177. <field>
  36178. <name>SETPEND</name>
  36179. <description>SETPEND</description>
  36180. <bitOffset>0</bitOffset>
  36181. <bitWidth>32</bitWidth>
  36182. </field>
  36183. </fields>
  36184. </register>
  36185. <register>
  36186. <name>ICPR0</name>
  36187. <displayName>ICPR0</displayName>
  36188. <description>Interrupt Clear-Pending Register</description>
  36189. <addressOffset>0x180</addressOffset>
  36190. <size>0x20</size>
  36191. <access>read-write</access>
  36192. <resetValue>0x00000000</resetValue>
  36193. <fields>
  36194. <field>
  36195. <name>CLRPEND</name>
  36196. <description>CLRPEND</description>
  36197. <bitOffset>0</bitOffset>
  36198. <bitWidth>32</bitWidth>
  36199. </field>
  36200. </fields>
  36201. </register>
  36202. <register>
  36203. <name>ICPR1</name>
  36204. <displayName>ICPR1</displayName>
  36205. <description>Interrupt Clear-Pending Register</description>
  36206. <addressOffset>0x184</addressOffset>
  36207. <size>0x20</size>
  36208. <access>read-write</access>
  36209. <resetValue>0x00000000</resetValue>
  36210. <fields>
  36211. <field>
  36212. <name>CLRPEND</name>
  36213. <description>CLRPEND</description>
  36214. <bitOffset>0</bitOffset>
  36215. <bitWidth>32</bitWidth>
  36216. </field>
  36217. </fields>
  36218. </register>
  36219. <register>
  36220. <name>IABR0</name>
  36221. <displayName>IABR0</displayName>
  36222. <description>Interrupt Active Bit Register</description>
  36223. <addressOffset>0x200</addressOffset>
  36224. <size>0x20</size>
  36225. <access>read-only</access>
  36226. <resetValue>0x00000000</resetValue>
  36227. <fields>
  36228. <field>
  36229. <name>ACTIVE</name>
  36230. <description>ACTIVE</description>
  36231. <bitOffset>0</bitOffset>
  36232. <bitWidth>32</bitWidth>
  36233. </field>
  36234. </fields>
  36235. </register>
  36236. <register>
  36237. <name>IABR1</name>
  36238. <displayName>IABR1</displayName>
  36239. <description>Interrupt Active Bit Register</description>
  36240. <addressOffset>0x204</addressOffset>
  36241. <size>0x20</size>
  36242. <access>read-only</access>
  36243. <resetValue>0x00000000</resetValue>
  36244. <fields>
  36245. <field>
  36246. <name>ACTIVE</name>
  36247. <description>ACTIVE</description>
  36248. <bitOffset>0</bitOffset>
  36249. <bitWidth>32</bitWidth>
  36250. </field>
  36251. </fields>
  36252. </register>
  36253. <register>
  36254. <name>IPR0</name>
  36255. <displayName>IPR0</displayName>
  36256. <description>Interrupt Priority Register</description>
  36257. <addressOffset>0x300</addressOffset>
  36258. <size>0x20</size>
  36259. <access>read-write</access>
  36260. <resetValue>0x00000000</resetValue>
  36261. <fields>
  36262. <field>
  36263. <name>IPR_N0</name>
  36264. <description>IPR_N0</description>
  36265. <bitOffset>0</bitOffset>
  36266. <bitWidth>8</bitWidth>
  36267. </field>
  36268. <field>
  36269. <name>IPR_N1</name>
  36270. <description>IPR_N1</description>
  36271. <bitOffset>8</bitOffset>
  36272. <bitWidth>8</bitWidth>
  36273. </field>
  36274. <field>
  36275. <name>IPR_N2</name>
  36276. <description>IPR_N2</description>
  36277. <bitOffset>16</bitOffset>
  36278. <bitWidth>8</bitWidth>
  36279. </field>
  36280. <field>
  36281. <name>IPR_N3</name>
  36282. <description>IPR_N3</description>
  36283. <bitOffset>24</bitOffset>
  36284. <bitWidth>8</bitWidth>
  36285. </field>
  36286. </fields>
  36287. </register>
  36288. <register>
  36289. <name>IPR1</name>
  36290. <displayName>IPR1</displayName>
  36291. <description>Interrupt Priority Register</description>
  36292. <addressOffset>0x304</addressOffset>
  36293. <size>0x20</size>
  36294. <access>read-write</access>
  36295. <resetValue>0x00000000</resetValue>
  36296. <fields>
  36297. <field>
  36298. <name>IPR_N0</name>
  36299. <description>IPR_N0</description>
  36300. <bitOffset>0</bitOffset>
  36301. <bitWidth>8</bitWidth>
  36302. </field>
  36303. <field>
  36304. <name>IPR_N1</name>
  36305. <description>IPR_N1</description>
  36306. <bitOffset>8</bitOffset>
  36307. <bitWidth>8</bitWidth>
  36308. </field>
  36309. <field>
  36310. <name>IPR_N2</name>
  36311. <description>IPR_N2</description>
  36312. <bitOffset>16</bitOffset>
  36313. <bitWidth>8</bitWidth>
  36314. </field>
  36315. <field>
  36316. <name>IPR_N3</name>
  36317. <description>IPR_N3</description>
  36318. <bitOffset>24</bitOffset>
  36319. <bitWidth>8</bitWidth>
  36320. </field>
  36321. </fields>
  36322. </register>
  36323. <register>
  36324. <name>IPR2</name>
  36325. <displayName>IPR2</displayName>
  36326. <description>Interrupt Priority Register</description>
  36327. <addressOffset>0x308</addressOffset>
  36328. <size>0x20</size>
  36329. <access>read-write</access>
  36330. <resetValue>0x00000000</resetValue>
  36331. <fields>
  36332. <field>
  36333. <name>IPR_N0</name>
  36334. <description>IPR_N0</description>
  36335. <bitOffset>0</bitOffset>
  36336. <bitWidth>8</bitWidth>
  36337. </field>
  36338. <field>
  36339. <name>IPR_N1</name>
  36340. <description>IPR_N1</description>
  36341. <bitOffset>8</bitOffset>
  36342. <bitWidth>8</bitWidth>
  36343. </field>
  36344. <field>
  36345. <name>IPR_N2</name>
  36346. <description>IPR_N2</description>
  36347. <bitOffset>16</bitOffset>
  36348. <bitWidth>8</bitWidth>
  36349. </field>
  36350. <field>
  36351. <name>IPR_N3</name>
  36352. <description>IPR_N3</description>
  36353. <bitOffset>24</bitOffset>
  36354. <bitWidth>8</bitWidth>
  36355. </field>
  36356. </fields>
  36357. </register>
  36358. <register>
  36359. <name>IPR3</name>
  36360. <displayName>IPR3</displayName>
  36361. <description>Interrupt Priority Register</description>
  36362. <addressOffset>0x30C</addressOffset>
  36363. <size>0x20</size>
  36364. <access>read-write</access>
  36365. <resetValue>0x00000000</resetValue>
  36366. <fields>
  36367. <field>
  36368. <name>IPR_N0</name>
  36369. <description>IPR_N0</description>
  36370. <bitOffset>0</bitOffset>
  36371. <bitWidth>8</bitWidth>
  36372. </field>
  36373. <field>
  36374. <name>IPR_N1</name>
  36375. <description>IPR_N1</description>
  36376. <bitOffset>8</bitOffset>
  36377. <bitWidth>8</bitWidth>
  36378. </field>
  36379. <field>
  36380. <name>IPR_N2</name>
  36381. <description>IPR_N2</description>
  36382. <bitOffset>16</bitOffset>
  36383. <bitWidth>8</bitWidth>
  36384. </field>
  36385. <field>
  36386. <name>IPR_N3</name>
  36387. <description>IPR_N3</description>
  36388. <bitOffset>24</bitOffset>
  36389. <bitWidth>8</bitWidth>
  36390. </field>
  36391. </fields>
  36392. </register>
  36393. <register>
  36394. <name>IPR4</name>
  36395. <displayName>IPR4</displayName>
  36396. <description>Interrupt Priority Register</description>
  36397. <addressOffset>0x310</addressOffset>
  36398. <size>0x20</size>
  36399. <access>read-write</access>
  36400. <resetValue>0x00000000</resetValue>
  36401. <fields>
  36402. <field>
  36403. <name>IPR_N0</name>
  36404. <description>IPR_N0</description>
  36405. <bitOffset>0</bitOffset>
  36406. <bitWidth>8</bitWidth>
  36407. </field>
  36408. <field>
  36409. <name>IPR_N1</name>
  36410. <description>IPR_N1</description>
  36411. <bitOffset>8</bitOffset>
  36412. <bitWidth>8</bitWidth>
  36413. </field>
  36414. <field>
  36415. <name>IPR_N2</name>
  36416. <description>IPR_N2</description>
  36417. <bitOffset>16</bitOffset>
  36418. <bitWidth>8</bitWidth>
  36419. </field>
  36420. <field>
  36421. <name>IPR_N3</name>
  36422. <description>IPR_N3</description>
  36423. <bitOffset>24</bitOffset>
  36424. <bitWidth>8</bitWidth>
  36425. </field>
  36426. </fields>
  36427. </register>
  36428. <register>
  36429. <name>IPR5</name>
  36430. <displayName>IPR5</displayName>
  36431. <description>Interrupt Priority Register</description>
  36432. <addressOffset>0x314</addressOffset>
  36433. <size>0x20</size>
  36434. <access>read-write</access>
  36435. <resetValue>0x00000000</resetValue>
  36436. <fields>
  36437. <field>
  36438. <name>IPR_N0</name>
  36439. <description>IPR_N0</description>
  36440. <bitOffset>0</bitOffset>
  36441. <bitWidth>8</bitWidth>
  36442. </field>
  36443. <field>
  36444. <name>IPR_N1</name>
  36445. <description>IPR_N1</description>
  36446. <bitOffset>8</bitOffset>
  36447. <bitWidth>8</bitWidth>
  36448. </field>
  36449. <field>
  36450. <name>IPR_N2</name>
  36451. <description>IPR_N2</description>
  36452. <bitOffset>16</bitOffset>
  36453. <bitWidth>8</bitWidth>
  36454. </field>
  36455. <field>
  36456. <name>IPR_N3</name>
  36457. <description>IPR_N3</description>
  36458. <bitOffset>24</bitOffset>
  36459. <bitWidth>8</bitWidth>
  36460. </field>
  36461. </fields>
  36462. </register>
  36463. <register>
  36464. <name>IPR6</name>
  36465. <displayName>IPR6</displayName>
  36466. <description>Interrupt Priority Register</description>
  36467. <addressOffset>0x318</addressOffset>
  36468. <size>0x20</size>
  36469. <access>read-write</access>
  36470. <resetValue>0x00000000</resetValue>
  36471. <fields>
  36472. <field>
  36473. <name>IPR_N0</name>
  36474. <description>IPR_N0</description>
  36475. <bitOffset>0</bitOffset>
  36476. <bitWidth>8</bitWidth>
  36477. </field>
  36478. <field>
  36479. <name>IPR_N1</name>
  36480. <description>IPR_N1</description>
  36481. <bitOffset>8</bitOffset>
  36482. <bitWidth>8</bitWidth>
  36483. </field>
  36484. <field>
  36485. <name>IPR_N2</name>
  36486. <description>IPR_N2</description>
  36487. <bitOffset>16</bitOffset>
  36488. <bitWidth>8</bitWidth>
  36489. </field>
  36490. <field>
  36491. <name>IPR_N3</name>
  36492. <description>IPR_N3</description>
  36493. <bitOffset>24</bitOffset>
  36494. <bitWidth>8</bitWidth>
  36495. </field>
  36496. </fields>
  36497. </register>
  36498. <register>
  36499. <name>IPR7</name>
  36500. <displayName>IPR7</displayName>
  36501. <description>Interrupt Priority Register</description>
  36502. <addressOffset>0x31C</addressOffset>
  36503. <size>0x20</size>
  36504. <access>read-write</access>
  36505. <resetValue>0x00000000</resetValue>
  36506. <fields>
  36507. <field>
  36508. <name>IPR_N0</name>
  36509. <description>IPR_N0</description>
  36510. <bitOffset>0</bitOffset>
  36511. <bitWidth>8</bitWidth>
  36512. </field>
  36513. <field>
  36514. <name>IPR_N1</name>
  36515. <description>IPR_N1</description>
  36516. <bitOffset>8</bitOffset>
  36517. <bitWidth>8</bitWidth>
  36518. </field>
  36519. <field>
  36520. <name>IPR_N2</name>
  36521. <description>IPR_N2</description>
  36522. <bitOffset>16</bitOffset>
  36523. <bitWidth>8</bitWidth>
  36524. </field>
  36525. <field>
  36526. <name>IPR_N3</name>
  36527. <description>IPR_N3</description>
  36528. <bitOffset>24</bitOffset>
  36529. <bitWidth>8</bitWidth>
  36530. </field>
  36531. </fields>
  36532. </register>
  36533. <register>
  36534. <name>IPR8</name>
  36535. <displayName>IPR8</displayName>
  36536. <description>Interrupt Priority Register</description>
  36537. <addressOffset>0x320</addressOffset>
  36538. <size>0x20</size>
  36539. <access>read-write</access>
  36540. <resetValue>0x00000000</resetValue>
  36541. <fields>
  36542. <field>
  36543. <name>IPR_N0</name>
  36544. <description>IPR_N0</description>
  36545. <bitOffset>0</bitOffset>
  36546. <bitWidth>8</bitWidth>
  36547. </field>
  36548. <field>
  36549. <name>IPR_N1</name>
  36550. <description>IPR_N1</description>
  36551. <bitOffset>8</bitOffset>
  36552. <bitWidth>8</bitWidth>
  36553. </field>
  36554. <field>
  36555. <name>IPR_N2</name>
  36556. <description>IPR_N2</description>
  36557. <bitOffset>16</bitOffset>
  36558. <bitWidth>8</bitWidth>
  36559. </field>
  36560. <field>
  36561. <name>IPR_N3</name>
  36562. <description>IPR_N3</description>
  36563. <bitOffset>24</bitOffset>
  36564. <bitWidth>8</bitWidth>
  36565. </field>
  36566. </fields>
  36567. </register>
  36568. <register>
  36569. <name>IPR9</name>
  36570. <displayName>IPR9</displayName>
  36571. <description>Interrupt Priority Register</description>
  36572. <addressOffset>0x324</addressOffset>
  36573. <size>0x20</size>
  36574. <access>read-write</access>
  36575. <resetValue>0x00000000</resetValue>
  36576. <fields>
  36577. <field>
  36578. <name>IPR_N0</name>
  36579. <description>IPR_N0</description>
  36580. <bitOffset>0</bitOffset>
  36581. <bitWidth>8</bitWidth>
  36582. </field>
  36583. <field>
  36584. <name>IPR_N1</name>
  36585. <description>IPR_N1</description>
  36586. <bitOffset>8</bitOffset>
  36587. <bitWidth>8</bitWidth>
  36588. </field>
  36589. <field>
  36590. <name>IPR_N2</name>
  36591. <description>IPR_N2</description>
  36592. <bitOffset>16</bitOffset>
  36593. <bitWidth>8</bitWidth>
  36594. </field>
  36595. <field>
  36596. <name>IPR_N3</name>
  36597. <description>IPR_N3</description>
  36598. <bitOffset>24</bitOffset>
  36599. <bitWidth>8</bitWidth>
  36600. </field>
  36601. </fields>
  36602. </register>
  36603. <register>
  36604. <name>IPR10</name>
  36605. <displayName>IPR10</displayName>
  36606. <description>Interrupt Priority Register</description>
  36607. <addressOffset>0x328</addressOffset>
  36608. <size>0x20</size>
  36609. <access>read-write</access>
  36610. <resetValue>0x00000000</resetValue>
  36611. <fields>
  36612. <field>
  36613. <name>IPR_N0</name>
  36614. <description>IPR_N0</description>
  36615. <bitOffset>0</bitOffset>
  36616. <bitWidth>8</bitWidth>
  36617. </field>
  36618. <field>
  36619. <name>IPR_N1</name>
  36620. <description>IPR_N1</description>
  36621. <bitOffset>8</bitOffset>
  36622. <bitWidth>8</bitWidth>
  36623. </field>
  36624. <field>
  36625. <name>IPR_N2</name>
  36626. <description>IPR_N2</description>
  36627. <bitOffset>16</bitOffset>
  36628. <bitWidth>8</bitWidth>
  36629. </field>
  36630. <field>
  36631. <name>IPR_N3</name>
  36632. <description>IPR_N3</description>
  36633. <bitOffset>24</bitOffset>
  36634. <bitWidth>8</bitWidth>
  36635. </field>
  36636. </fields>
  36637. </register>
  36638. <register>
  36639. <name>IPR11</name>
  36640. <displayName>IPR11</displayName>
  36641. <description>Interrupt Priority Register</description>
  36642. <addressOffset>0x32C</addressOffset>
  36643. <size>0x20</size>
  36644. <access>read-write</access>
  36645. <resetValue>0x00000000</resetValue>
  36646. <fields>
  36647. <field>
  36648. <name>IPR_N0</name>
  36649. <description>IPR_N0</description>
  36650. <bitOffset>0</bitOffset>
  36651. <bitWidth>8</bitWidth>
  36652. </field>
  36653. <field>
  36654. <name>IPR_N1</name>
  36655. <description>IPR_N1</description>
  36656. <bitOffset>8</bitOffset>
  36657. <bitWidth>8</bitWidth>
  36658. </field>
  36659. <field>
  36660. <name>IPR_N2</name>
  36661. <description>IPR_N2</description>
  36662. <bitOffset>16</bitOffset>
  36663. <bitWidth>8</bitWidth>
  36664. </field>
  36665. <field>
  36666. <name>IPR_N3</name>
  36667. <description>IPR_N3</description>
  36668. <bitOffset>24</bitOffset>
  36669. <bitWidth>8</bitWidth>
  36670. </field>
  36671. </fields>
  36672. </register>
  36673. <register>
  36674. <name>IPR12</name>
  36675. <displayName>IPR12</displayName>
  36676. <description>Interrupt Priority Register</description>
  36677. <addressOffset>0x330</addressOffset>
  36678. <size>0x20</size>
  36679. <access>read-write</access>
  36680. <resetValue>0x00000000</resetValue>
  36681. <fields>
  36682. <field>
  36683. <name>IPR_N0</name>
  36684. <description>IPR_N0</description>
  36685. <bitOffset>0</bitOffset>
  36686. <bitWidth>8</bitWidth>
  36687. </field>
  36688. <field>
  36689. <name>IPR_N1</name>
  36690. <description>IPR_N1</description>
  36691. <bitOffset>8</bitOffset>
  36692. <bitWidth>8</bitWidth>
  36693. </field>
  36694. <field>
  36695. <name>IPR_N2</name>
  36696. <description>IPR_N2</description>
  36697. <bitOffset>16</bitOffset>
  36698. <bitWidth>8</bitWidth>
  36699. </field>
  36700. <field>
  36701. <name>IPR_N3</name>
  36702. <description>IPR_N3</description>
  36703. <bitOffset>24</bitOffset>
  36704. <bitWidth>8</bitWidth>
  36705. </field>
  36706. </fields>
  36707. </register>
  36708. <register>
  36709. <name>IPR13</name>
  36710. <displayName>IPR13</displayName>
  36711. <description>Interrupt Priority Register</description>
  36712. <addressOffset>0x334</addressOffset>
  36713. <size>0x20</size>
  36714. <access>read-write</access>
  36715. <resetValue>0x00000000</resetValue>
  36716. <fields>
  36717. <field>
  36718. <name>IPR_N0</name>
  36719. <description>IPR_N0</description>
  36720. <bitOffset>0</bitOffset>
  36721. <bitWidth>8</bitWidth>
  36722. </field>
  36723. <field>
  36724. <name>IPR_N1</name>
  36725. <description>IPR_N1</description>
  36726. <bitOffset>8</bitOffset>
  36727. <bitWidth>8</bitWidth>
  36728. </field>
  36729. <field>
  36730. <name>IPR_N2</name>
  36731. <description>IPR_N2</description>
  36732. <bitOffset>16</bitOffset>
  36733. <bitWidth>8</bitWidth>
  36734. </field>
  36735. <field>
  36736. <name>IPR_N3</name>
  36737. <description>IPR_N3</description>
  36738. <bitOffset>24</bitOffset>
  36739. <bitWidth>8</bitWidth>
  36740. </field>
  36741. </fields>
  36742. </register>
  36743. <register>
  36744. <name>IPR14</name>
  36745. <displayName>IPR14</displayName>
  36746. <description>Interrupt Priority Register</description>
  36747. <addressOffset>0x338</addressOffset>
  36748. <size>0x20</size>
  36749. <access>read-write</access>
  36750. <resetValue>0x00000000</resetValue>
  36751. <fields>
  36752. <field>
  36753. <name>IPR_N0</name>
  36754. <description>IPR_N0</description>
  36755. <bitOffset>0</bitOffset>
  36756. <bitWidth>8</bitWidth>
  36757. </field>
  36758. <field>
  36759. <name>IPR_N1</name>
  36760. <description>IPR_N1</description>
  36761. <bitOffset>8</bitOffset>
  36762. <bitWidth>8</bitWidth>
  36763. </field>
  36764. <field>
  36765. <name>IPR_N2</name>
  36766. <description>IPR_N2</description>
  36767. <bitOffset>16</bitOffset>
  36768. <bitWidth>8</bitWidth>
  36769. </field>
  36770. <field>
  36771. <name>IPR_N3</name>
  36772. <description>IPR_N3</description>
  36773. <bitOffset>24</bitOffset>
  36774. <bitWidth>8</bitWidth>
  36775. </field>
  36776. </fields>
  36777. </register>
  36778. <register>
  36779. <name>IPR15</name>
  36780. <displayName>IPR15</displayName>
  36781. <description>Interrupt Priority Register</description>
  36782. <addressOffset>0x33C</addressOffset>
  36783. <size>0x20</size>
  36784. <access>read-write</access>
  36785. <resetValue>0x00000000</resetValue>
  36786. <fields>
  36787. <field>
  36788. <name>IPR_N0</name>
  36789. <description>IPR_N0</description>
  36790. <bitOffset>0</bitOffset>
  36791. <bitWidth>8</bitWidth>
  36792. </field>
  36793. <field>
  36794. <name>IPR_N1</name>
  36795. <description>IPR_N1</description>
  36796. <bitOffset>8</bitOffset>
  36797. <bitWidth>8</bitWidth>
  36798. </field>
  36799. <field>
  36800. <name>IPR_N2</name>
  36801. <description>IPR_N2</description>
  36802. <bitOffset>16</bitOffset>
  36803. <bitWidth>8</bitWidth>
  36804. </field>
  36805. <field>
  36806. <name>IPR_N3</name>
  36807. <description>IPR_N3</description>
  36808. <bitOffset>24</bitOffset>
  36809. <bitWidth>8</bitWidth>
  36810. </field>
  36811. </fields>
  36812. </register>
  36813. <register>
  36814. <name>IPR16</name>
  36815. <displayName>IPR16</displayName>
  36816. <description>Interrupt Priority Register</description>
  36817. <addressOffset>0x340</addressOffset>
  36818. <size>0x20</size>
  36819. <access>read-write</access>
  36820. <resetValue>0x00000000</resetValue>
  36821. <fields>
  36822. <field>
  36823. <name>IPR_N0</name>
  36824. <description>IPR_N0</description>
  36825. <bitOffset>0</bitOffset>
  36826. <bitWidth>8</bitWidth>
  36827. </field>
  36828. <field>
  36829. <name>IPR_N1</name>
  36830. <description>IPR_N1</description>
  36831. <bitOffset>8</bitOffset>
  36832. <bitWidth>8</bitWidth>
  36833. </field>
  36834. <field>
  36835. <name>IPR_N2</name>
  36836. <description>IPR_N2</description>
  36837. <bitOffset>16</bitOffset>
  36838. <bitWidth>8</bitWidth>
  36839. </field>
  36840. <field>
  36841. <name>IPR_N3</name>
  36842. <description>IPR_N3</description>
  36843. <bitOffset>24</bitOffset>
  36844. <bitWidth>8</bitWidth>
  36845. </field>
  36846. </fields>
  36847. </register>
  36848. <register>
  36849. <name>IPR17</name>
  36850. <displayName>IPR17</displayName>
  36851. <description>Interrupt Priority Register</description>
  36852. <addressOffset>0x344</addressOffset>
  36853. <size>0x20</size>
  36854. <access>read-write</access>
  36855. <resetValue>0x00000000</resetValue>
  36856. <fields>
  36857. <field>
  36858. <name>IPR_N0</name>
  36859. <description>IPR_N0</description>
  36860. <bitOffset>0</bitOffset>
  36861. <bitWidth>8</bitWidth>
  36862. </field>
  36863. <field>
  36864. <name>IPR_N1</name>
  36865. <description>IPR_N1</description>
  36866. <bitOffset>8</bitOffset>
  36867. <bitWidth>8</bitWidth>
  36868. </field>
  36869. <field>
  36870. <name>IPR_N2</name>
  36871. <description>IPR_N2</description>
  36872. <bitOffset>16</bitOffset>
  36873. <bitWidth>8</bitWidth>
  36874. </field>
  36875. <field>
  36876. <name>IPR_N3</name>
  36877. <description>IPR_N3</description>
  36878. <bitOffset>24</bitOffset>
  36879. <bitWidth>8</bitWidth>
  36880. </field>
  36881. </fields>
  36882. </register>
  36883. </registers>
  36884. </peripheral>
  36885. <peripheral>
  36886. <name>NVIC_STIR</name>
  36887. <description>Nested vectored interrupt controller</description>
  36888. <groupName>NVIC</groupName>
  36889. <baseAddress>0xE000EF00</baseAddress>
  36890. <addressBlock>
  36891. <offset>0x0</offset>
  36892. <size>0x5</size>
  36893. <usage>registers</usage>
  36894. </addressBlock>
  36895. <registers>
  36896. <register>
  36897. <name>STIR</name>
  36898. <displayName>STIR</displayName>
  36899. <description>Software trigger interrupt register</description>
  36900. <addressOffset>0x0</addressOffset>
  36901. <size>0x20</size>
  36902. <access>read-write</access>
  36903. <resetValue>0x00000000</resetValue>
  36904. <fields>
  36905. <field>
  36906. <name>INTID</name>
  36907. <description>Software generated interrupt ID</description>
  36908. <bitOffset>0</bitOffset>
  36909. <bitWidth>9</bitWidth>
  36910. </field>
  36911. </fields>
  36912. </register>
  36913. </registers>
  36914. </peripheral>
  36915. <peripheral>
  36916. <name>SCB_ACTRL</name>
  36917. <description>System control block ACTLR</description>
  36918. <groupName>SCB</groupName>
  36919. <baseAddress>0xE000E008</baseAddress>
  36920. <addressBlock>
  36921. <offset>0x0</offset>
  36922. <size>0x5</size>
  36923. <usage>registers</usage>
  36924. </addressBlock>
  36925. <registers>
  36926. <register>
  36927. <name>ACTRL</name>
  36928. <displayName>ACTRL</displayName>
  36929. <description>Auxiliary control register</description>
  36930. <addressOffset>0x0</addressOffset>
  36931. <size>0x20</size>
  36932. <access>read-write</access>
  36933. <resetValue>0x00000000</resetValue>
  36934. <fields>
  36935. <field>
  36936. <name>DISMCYCINT</name>
  36937. <description>DISMCYCINT</description>
  36938. <bitOffset>0</bitOffset>
  36939. <bitWidth>1</bitWidth>
  36940. </field>
  36941. <field>
  36942. <name>DISDEFWBUF</name>
  36943. <description>DISDEFWBUF</description>
  36944. <bitOffset>1</bitOffset>
  36945. <bitWidth>1</bitWidth>
  36946. </field>
  36947. <field>
  36948. <name>DISFOLD</name>
  36949. <description>DISFOLD</description>
  36950. <bitOffset>2</bitOffset>
  36951. <bitWidth>1</bitWidth>
  36952. </field>
  36953. <field>
  36954. <name>DISFPCA</name>
  36955. <description>DISFPCA</description>
  36956. <bitOffset>8</bitOffset>
  36957. <bitWidth>1</bitWidth>
  36958. </field>
  36959. <field>
  36960. <name>DISOOFP</name>
  36961. <description>DISOOFP</description>
  36962. <bitOffset>9</bitOffset>
  36963. <bitWidth>1</bitWidth>
  36964. </field>
  36965. </fields>
  36966. </register>
  36967. </registers>
  36968. </peripheral>
  36969. <peripheral>
  36970. <name>FPU_CPACR</name>
  36971. <description>Floating point unit CPACR</description>
  36972. <groupName>FPU</groupName>
  36973. <baseAddress>0xE000ED88</baseAddress>
  36974. <addressBlock>
  36975. <offset>0x0</offset>
  36976. <size>0x5</size>
  36977. <usage>registers</usage>
  36978. </addressBlock>
  36979. <registers>
  36980. <register>
  36981. <name>CPACR</name>
  36982. <displayName>CPACR</displayName>
  36983. <description>Coprocessor access control register</description>
  36984. <addressOffset>0x0</addressOffset>
  36985. <size>0x20</size>
  36986. <access>read-write</access>
  36987. <resetValue>0x0000000</resetValue>
  36988. <fields>
  36989. <field>
  36990. <name>CP</name>
  36991. <description>CP</description>
  36992. <bitOffset>20</bitOffset>
  36993. <bitWidth>4</bitWidth>
  36994. </field>
  36995. </fields>
  36996. </register>
  36997. </registers>
  36998. </peripheral>
  36999. </peripherals>
  37000. </device>