|
@@ -36,7 +36,7 @@ void nrf24_deinit() {
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
void nrf24_spi_trx(
|
|
void nrf24_spi_trx(
|
|
|
- FuriHalSpiBusHandle* handle,
|
|
|
|
|
|
|
+ const FuriHalSpiBusHandle* handle,
|
|
|
uint8_t* tx,
|
|
uint8_t* tx,
|
|
|
uint8_t* rx,
|
|
uint8_t* rx,
|
|
|
uint8_t size,
|
|
uint8_t size,
|
|
@@ -47,15 +47,18 @@ void nrf24_spi_trx(
|
|
|
furi_hal_gpio_write(handle->cs, true);
|
|
furi_hal_gpio_write(handle->cs, true);
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_write_reg(FuriHalSpiBusHandle* handle, uint8_t reg, uint8_t data) {
|
|
|
|
|
|
|
+uint8_t nrf24_write_reg(const FuriHalSpiBusHandle* handle, uint8_t reg, uint8_t data) {
|
|
|
uint8_t tx[2] = {W_REGISTER | (REGISTER_MASK & reg), data};
|
|
uint8_t tx[2] = {W_REGISTER | (REGISTER_MASK & reg), data};
|
|
|
uint8_t rx[2] = {0};
|
|
uint8_t rx[2] = {0};
|
|
|
nrf24_spi_trx(handle, tx, rx, 2, nrf24_TIMEOUT);
|
|
nrf24_spi_trx(handle, tx, rx, 2, nrf24_TIMEOUT);
|
|
|
return rx[0];
|
|
return rx[0];
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t
|
|
|
|
|
- nrf24_write_buf_reg(FuriHalSpiBusHandle* handle, uint8_t reg, uint8_t* data, uint8_t size) {
|
|
|
|
|
|
|
+uint8_t nrf24_write_buf_reg(
|
|
|
|
|
+ const FuriHalSpiBusHandle* handle,
|
|
|
|
|
+ uint8_t reg,
|
|
|
|
|
+ uint8_t* data,
|
|
|
|
|
+ uint8_t size) {
|
|
|
uint8_t tx[size + 1];
|
|
uint8_t tx[size + 1];
|
|
|
uint8_t rx[size + 1];
|
|
uint8_t rx[size + 1];
|
|
|
memset(rx, 0, size + 1);
|
|
memset(rx, 0, size + 1);
|
|
@@ -65,7 +68,8 @@ uint8_t
|
|
|
return rx[0];
|
|
return rx[0];
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_read_reg(FuriHalSpiBusHandle* handle, uint8_t reg, uint8_t* data, uint8_t size) {
|
|
|
|
|
|
|
+uint8_t
|
|
|
|
|
+ nrf24_read_reg(const FuriHalSpiBusHandle* handle, uint8_t reg, uint8_t* data, uint8_t size) {
|
|
|
uint8_t tx[size + 1];
|
|
uint8_t tx[size + 1];
|
|
|
uint8_t rx[size + 1];
|
|
uint8_t rx[size + 1];
|
|
|
memset(rx, 0, size + 1);
|
|
memset(rx, 0, size + 1);
|
|
@@ -76,42 +80,42 @@ uint8_t nrf24_read_reg(FuriHalSpiBusHandle* handle, uint8_t reg, uint8_t* data,
|
|
|
return rx[0];
|
|
return rx[0];
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_flush_rx(FuriHalSpiBusHandle* handle) {
|
|
|
|
|
|
|
+uint8_t nrf24_flush_rx(const FuriHalSpiBusHandle* handle) {
|
|
|
uint8_t tx[] = {FLUSH_RX};
|
|
uint8_t tx[] = {FLUSH_RX};
|
|
|
uint8_t rx[] = {0};
|
|
uint8_t rx[] = {0};
|
|
|
nrf24_spi_trx(handle, tx, rx, 1, nrf24_TIMEOUT);
|
|
nrf24_spi_trx(handle, tx, rx, 1, nrf24_TIMEOUT);
|
|
|
return rx[0];
|
|
return rx[0];
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_flush_tx(FuriHalSpiBusHandle* handle) {
|
|
|
|
|
|
|
+uint8_t nrf24_flush_tx(const FuriHalSpiBusHandle* handle) {
|
|
|
uint8_t tx[] = {FLUSH_TX};
|
|
uint8_t tx[] = {FLUSH_TX};
|
|
|
uint8_t rx[] = {0};
|
|
uint8_t rx[] = {0};
|
|
|
nrf24_spi_trx(handle, tx, rx, 1, nrf24_TIMEOUT);
|
|
nrf24_spi_trx(handle, tx, rx, 1, nrf24_TIMEOUT);
|
|
|
return rx[0];
|
|
return rx[0];
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_get_maclen(FuriHalSpiBusHandle* handle) {
|
|
|
|
|
|
|
+uint8_t nrf24_get_maclen(const FuriHalSpiBusHandle* handle) {
|
|
|
uint8_t maclen;
|
|
uint8_t maclen;
|
|
|
nrf24_read_reg(handle, REG_SETUP_AW, &maclen, 1);
|
|
nrf24_read_reg(handle, REG_SETUP_AW, &maclen, 1);
|
|
|
maclen &= 3;
|
|
maclen &= 3;
|
|
|
return maclen + 2;
|
|
return maclen + 2;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_set_maclen(FuriHalSpiBusHandle* handle, uint8_t maclen) {
|
|
|
|
|
|
|
+uint8_t nrf24_set_maclen(const FuriHalSpiBusHandle* handle, uint8_t maclen) {
|
|
|
assert(maclen > 1 && maclen < 6);
|
|
assert(maclen > 1 && maclen < 6);
|
|
|
uint8_t status = 0;
|
|
uint8_t status = 0;
|
|
|
status = nrf24_write_reg(handle, REG_SETUP_AW, maclen - 2);
|
|
status = nrf24_write_reg(handle, REG_SETUP_AW, maclen - 2);
|
|
|
return status;
|
|
return status;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_status(FuriHalSpiBusHandle* handle) {
|
|
|
|
|
|
|
+uint8_t nrf24_status(const FuriHalSpiBusHandle* handle) {
|
|
|
uint8_t status;
|
|
uint8_t status;
|
|
|
uint8_t tx[] = {R_REGISTER | (REGISTER_MASK & REG_STATUS)};
|
|
uint8_t tx[] = {R_REGISTER | (REGISTER_MASK & REG_STATUS)};
|
|
|
nrf24_spi_trx(handle, tx, &status, 1, nrf24_TIMEOUT);
|
|
nrf24_spi_trx(handle, tx, &status, 1, nrf24_TIMEOUT);
|
|
|
return status;
|
|
return status;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint32_t nrf24_get_rate(FuriHalSpiBusHandle* handle) {
|
|
|
|
|
|
|
+uint32_t nrf24_get_rate(const FuriHalSpiBusHandle* handle) {
|
|
|
uint8_t setup = 0;
|
|
uint8_t setup = 0;
|
|
|
uint32_t rate = 0;
|
|
uint32_t rate = 0;
|
|
|
nrf24_read_reg(handle, REG_RF_SETUP, &setup, 1);
|
|
nrf24_read_reg(handle, REG_RF_SETUP, &setup, 1);
|
|
@@ -126,7 +130,7 @@ uint32_t nrf24_get_rate(FuriHalSpiBusHandle* handle) {
|
|
|
return rate;
|
|
return rate;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_set_rate(FuriHalSpiBusHandle* handle, uint32_t rate) {
|
|
|
|
|
|
|
+uint8_t nrf24_set_rate(const FuriHalSpiBusHandle* handle, uint32_t rate) {
|
|
|
uint8_t r6 = 0;
|
|
uint8_t r6 = 0;
|
|
|
uint8_t status = 0;
|
|
uint8_t status = 0;
|
|
|
if(!rate) rate = 2000000;
|
|
if(!rate) rate = 2000000;
|
|
@@ -144,19 +148,19 @@ uint8_t nrf24_set_rate(FuriHalSpiBusHandle* handle, uint32_t rate) {
|
|
|
return status;
|
|
return status;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_get_chan(FuriHalSpiBusHandle* handle) {
|
|
|
|
|
|
|
+uint8_t nrf24_get_chan(const FuriHalSpiBusHandle* handle) {
|
|
|
uint8_t channel = 0;
|
|
uint8_t channel = 0;
|
|
|
nrf24_read_reg(handle, REG_RF_CH, &channel, 1);
|
|
nrf24_read_reg(handle, REG_RF_CH, &channel, 1);
|
|
|
return channel;
|
|
return channel;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_set_chan(FuriHalSpiBusHandle* handle, uint8_t chan) {
|
|
|
|
|
|
|
+uint8_t nrf24_set_chan(const FuriHalSpiBusHandle* handle, uint8_t chan) {
|
|
|
uint8_t status;
|
|
uint8_t status;
|
|
|
status = nrf24_write_reg(handle, REG_RF_CH, chan);
|
|
status = nrf24_write_reg(handle, REG_RF_CH, chan);
|
|
|
return status;
|
|
return status;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_get_src_mac(FuriHalSpiBusHandle* handle, uint8_t* mac) {
|
|
|
|
|
|
|
+uint8_t nrf24_get_src_mac(const FuriHalSpiBusHandle* handle, uint8_t* mac) {
|
|
|
uint8_t size = 0;
|
|
uint8_t size = 0;
|
|
|
uint8_t status = 0;
|
|
uint8_t status = 0;
|
|
|
size = nrf24_get_maclen(handle);
|
|
size = nrf24_get_maclen(handle);
|
|
@@ -164,7 +168,7 @@ uint8_t nrf24_get_src_mac(FuriHalSpiBusHandle* handle, uint8_t* mac) {
|
|
|
return status;
|
|
return status;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_set_src_mac(FuriHalSpiBusHandle* handle, uint8_t* mac, uint8_t size) {
|
|
|
|
|
|
|
+uint8_t nrf24_set_src_mac(const FuriHalSpiBusHandle* handle, uint8_t* mac, uint8_t size) {
|
|
|
uint8_t status = 0;
|
|
uint8_t status = 0;
|
|
|
uint8_t clearmac[] = {0, 0, 0, 0, 0};
|
|
uint8_t clearmac[] = {0, 0, 0, 0, 0};
|
|
|
nrf24_set_maclen(handle, size);
|
|
nrf24_set_maclen(handle, size);
|
|
@@ -173,7 +177,7 @@ uint8_t nrf24_set_src_mac(FuriHalSpiBusHandle* handle, uint8_t* mac, uint8_t siz
|
|
|
return status;
|
|
return status;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_get_dst_mac(FuriHalSpiBusHandle* handle, uint8_t* mac) {
|
|
|
|
|
|
|
+uint8_t nrf24_get_dst_mac(const FuriHalSpiBusHandle* handle, uint8_t* mac) {
|
|
|
uint8_t size = 0;
|
|
uint8_t size = 0;
|
|
|
uint8_t status = 0;
|
|
uint8_t status = 0;
|
|
|
size = nrf24_get_maclen(handle);
|
|
size = nrf24_get_maclen(handle);
|
|
@@ -181,7 +185,7 @@ uint8_t nrf24_get_dst_mac(FuriHalSpiBusHandle* handle, uint8_t* mac) {
|
|
|
return status;
|
|
return status;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_set_dst_mac(FuriHalSpiBusHandle* handle, uint8_t* mac, uint8_t size) {
|
|
|
|
|
|
|
+uint8_t nrf24_set_dst_mac(const FuriHalSpiBusHandle* handle, uint8_t* mac, uint8_t size) {
|
|
|
uint8_t status = 0;
|
|
uint8_t status = 0;
|
|
|
uint8_t clearmac[] = {0, 0, 0, 0, 0};
|
|
uint8_t clearmac[] = {0, 0, 0, 0, 0};
|
|
|
nrf24_set_maclen(handle, size);
|
|
nrf24_set_maclen(handle, size);
|
|
@@ -190,20 +194,23 @@ uint8_t nrf24_set_dst_mac(FuriHalSpiBusHandle* handle, uint8_t* mac, uint8_t siz
|
|
|
return status;
|
|
return status;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_get_packetlen(FuriHalSpiBusHandle* handle) {
|
|
|
|
|
|
|
+uint8_t nrf24_get_packetlen(const FuriHalSpiBusHandle* handle) {
|
|
|
uint8_t len = 0;
|
|
uint8_t len = 0;
|
|
|
nrf24_read_reg(handle, RX_PW_P0, &len, 1);
|
|
nrf24_read_reg(handle, RX_PW_P0, &len, 1);
|
|
|
return len;
|
|
return len;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_set_packetlen(FuriHalSpiBusHandle* handle, uint8_t len) {
|
|
|
|
|
|
|
+uint8_t nrf24_set_packetlen(const FuriHalSpiBusHandle* handle, uint8_t len) {
|
|
|
uint8_t status = 0;
|
|
uint8_t status = 0;
|
|
|
status = nrf24_write_reg(handle, RX_PW_P0, len);
|
|
status = nrf24_write_reg(handle, RX_PW_P0, len);
|
|
|
return status;
|
|
return status;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t
|
|
|
|
|
- nrf24_rxpacket(FuriHalSpiBusHandle* handle, uint8_t* packet, uint8_t* packetsize, bool full) {
|
|
|
|
|
|
|
+uint8_t nrf24_rxpacket(
|
|
|
|
|
+ const FuriHalSpiBusHandle* handle,
|
|
|
|
|
+ uint8_t* packet,
|
|
|
|
|
+ uint8_t* packetsize,
|
|
|
|
|
+ bool full) {
|
|
|
uint8_t status = 0;
|
|
uint8_t status = 0;
|
|
|
uint8_t size = 0;
|
|
uint8_t size = 0;
|
|
|
uint8_t tx_pl_wid[] = {R_RX_PL_WID, 0};
|
|
uint8_t tx_pl_wid[] = {R_RX_PL_WID, 0};
|
|
@@ -234,7 +241,8 @@ uint8_t
|
|
|
return status;
|
|
return status;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_txpacket(FuriHalSpiBusHandle* handle, uint8_t* payload, uint8_t size, bool ack) {
|
|
|
|
|
|
|
+uint8_t
|
|
|
|
|
+ nrf24_txpacket(const FuriHalSpiBusHandle* handle, uint8_t* payload, uint8_t size, bool ack) {
|
|
|
uint8_t status = 0;
|
|
uint8_t status = 0;
|
|
|
uint8_t tx[size + 1];
|
|
uint8_t tx[size + 1];
|
|
|
uint8_t rx[size + 1];
|
|
uint8_t rx[size + 1];
|
|
@@ -250,7 +258,8 @@ uint8_t nrf24_txpacket(FuriHalSpiBusHandle* handle, uint8_t* payload, uint8_t si
|
|
|
nrf24_spi_trx(handle, tx, rx, size + 1, nrf24_TIMEOUT);
|
|
nrf24_spi_trx(handle, tx, rx, size + 1, nrf24_TIMEOUT);
|
|
|
nrf24_set_tx_mode(handle);
|
|
nrf24_set_tx_mode(handle);
|
|
|
|
|
|
|
|
- while(!(status & (TX_DS | MAX_RT))) status = nrf24_status(handle);
|
|
|
|
|
|
|
+ while(!(status & (TX_DS | MAX_RT)))
|
|
|
|
|
+ status = nrf24_status(handle);
|
|
|
|
|
|
|
|
if(status & MAX_RT) nrf24_flush_tx(handle);
|
|
if(status & MAX_RT) nrf24_flush_tx(handle);
|
|
|
|
|
|
|
@@ -259,7 +268,7 @@ uint8_t nrf24_txpacket(FuriHalSpiBusHandle* handle, uint8_t* payload, uint8_t si
|
|
|
return status & TX_DS;
|
|
return status & TX_DS;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_power_up(FuriHalSpiBusHandle* handle) {
|
|
|
|
|
|
|
+uint8_t nrf24_power_up(const FuriHalSpiBusHandle* handle) {
|
|
|
uint8_t status = 0;
|
|
uint8_t status = 0;
|
|
|
uint8_t cfg = 0;
|
|
uint8_t cfg = 0;
|
|
|
nrf24_read_reg(handle, REG_CONFIG, &cfg, 1);
|
|
nrf24_read_reg(handle, REG_CONFIG, &cfg, 1);
|
|
@@ -269,7 +278,7 @@ uint8_t nrf24_power_up(FuriHalSpiBusHandle* handle) {
|
|
|
return status;
|
|
return status;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_set_idle(FuriHalSpiBusHandle* handle) {
|
|
|
|
|
|
|
+uint8_t nrf24_set_idle(const FuriHalSpiBusHandle* handle) {
|
|
|
uint8_t status = 0;
|
|
uint8_t status = 0;
|
|
|
uint8_t cfg = 0;
|
|
uint8_t cfg = 0;
|
|
|
nrf24_read_reg(handle, REG_CONFIG, &cfg, 1);
|
|
nrf24_read_reg(handle, REG_CONFIG, &cfg, 1);
|
|
@@ -280,7 +289,7 @@ uint8_t nrf24_set_idle(FuriHalSpiBusHandle* handle) {
|
|
|
return status;
|
|
return status;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_set_rx_mode(FuriHalSpiBusHandle* handle) {
|
|
|
|
|
|
|
+uint8_t nrf24_set_rx_mode(const FuriHalSpiBusHandle* handle) {
|
|
|
uint8_t status = 0;
|
|
uint8_t status = 0;
|
|
|
uint8_t cfg = 0;
|
|
uint8_t cfg = 0;
|
|
|
//status = nrf24_write_reg(handle, REG_CONFIG, 0x0F); // enable 2-byte CRC, PWR_UP, and PRIM_RX
|
|
//status = nrf24_write_reg(handle, REG_CONFIG, 0x0F); // enable 2-byte CRC, PWR_UP, and PRIM_RX
|
|
@@ -293,7 +302,7 @@ uint8_t nrf24_set_rx_mode(FuriHalSpiBusHandle* handle) {
|
|
|
return status;
|
|
return status;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-uint8_t nrf24_set_tx_mode(FuriHalSpiBusHandle* handle) {
|
|
|
|
|
|
|
+uint8_t nrf24_set_tx_mode(const FuriHalSpiBusHandle* handle) {
|
|
|
uint8_t status = 0;
|
|
uint8_t status = 0;
|
|
|
uint8_t cfg = 0;
|
|
uint8_t cfg = 0;
|
|
|
furi_hal_gpio_write(nrf24_CE_PIN, false);
|
|
furi_hal_gpio_write(nrf24_CE_PIN, false);
|
|
@@ -309,7 +318,7 @@ uint8_t nrf24_set_tx_mode(FuriHalSpiBusHandle* handle) {
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
void nrf24_configure(
|
|
void nrf24_configure(
|
|
|
- FuriHalSpiBusHandle* handle,
|
|
|
|
|
|
|
+ const FuriHalSpiBusHandle* handle,
|
|
|
uint8_t rate,
|
|
uint8_t rate,
|
|
|
uint8_t* srcmac,
|
|
uint8_t* srcmac,
|
|
|
uint8_t* dstmac,
|
|
uint8_t* dstmac,
|
|
@@ -355,7 +364,7 @@ void nrf24_configure(
|
|
|
furi_delay_ms(200);
|
|
furi_delay_ms(200);
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-void nrf24_init_promisc_mode(FuriHalSpiBusHandle* handle, uint8_t channel, uint8_t rate) {
|
|
|
|
|
|
|
+void nrf24_init_promisc_mode(const FuriHalSpiBusHandle* handle, uint8_t channel, uint8_t rate) {
|
|
|
//uint8_t preamble[] = {0x55, 0x00}; // little endian
|
|
//uint8_t preamble[] = {0x55, 0x00}; // little endian
|
|
|
uint8_t preamble[] = {0xAA, 0x00}; // little endian
|
|
uint8_t preamble[] = {0xAA, 0x00}; // little endian
|
|
|
//uint8_t preamble[] = {0x00, 0x55}; // little endian
|
|
//uint8_t preamble[] = {0x00, 0x55}; // little endian
|
|
@@ -482,7 +491,7 @@ bool validate_address(uint8_t* addr) {
|
|
|
return true;
|
|
return true;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-bool nrf24_sniff_address(FuriHalSpiBusHandle* handle, uint8_t maclen, uint8_t* address) {
|
|
|
|
|
|
|
+bool nrf24_sniff_address(const FuriHalSpiBusHandle* handle, uint8_t maclen, uint8_t* address) {
|
|
|
bool found = false;
|
|
bool found = false;
|
|
|
uint8_t packet[32] = {0};
|
|
uint8_t packet[32] = {0};
|
|
|
uint8_t packetsize;
|
|
uint8_t packetsize;
|
|
@@ -491,7 +500,8 @@ bool nrf24_sniff_address(FuriHalSpiBusHandle* handle, uint8_t maclen, uint8_t* a
|
|
|
status = nrf24_rxpacket(handle, packet, &packetsize, true);
|
|
status = nrf24_rxpacket(handle, packet, &packetsize, true);
|
|
|
if(status & 0x40) {
|
|
if(status & 0x40) {
|
|
|
if(validate_address(packet)) {
|
|
if(validate_address(packet)) {
|
|
|
- for(int i = 0; i < maclen; i++) address[i] = packet[maclen - 1 - i];
|
|
|
|
|
|
|
+ for(int i = 0; i < maclen; i++)
|
|
|
|
|
+ address[i] = packet[maclen - 1 - i];
|
|
|
|
|
|
|
|
/*
|
|
/*
|
|
|
alt_address(packet, packet);
|
|
alt_address(packet, packet);
|
|
@@ -510,7 +520,7 @@ bool nrf24_sniff_address(FuriHalSpiBusHandle* handle, uint8_t maclen, uint8_t* a
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
uint8_t nrf24_find_channel(
|
|
uint8_t nrf24_find_channel(
|
|
|
- FuriHalSpiBusHandle* handle,
|
|
|
|
|
|
|
+ const FuriHalSpiBusHandle* handle,
|
|
|
uint8_t* srcmac,
|
|
uint8_t* srcmac,
|
|
|
uint8_t* dstmac,
|
|
uint8_t* dstmac,
|
|
|
uint8_t maclen,
|
|
uint8_t maclen,
|
|
@@ -535,7 +545,7 @@ uint8_t nrf24_find_channel(
|
|
|
return ch;
|
|
return ch;
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-bool nrf24_check_connected(FuriHalSpiBusHandle* handle) {
|
|
|
|
|
|
|
+bool nrf24_check_connected(const FuriHalSpiBusHandle* handle) {
|
|
|
uint8_t status = nrf24_status(handle);
|
|
uint8_t status = nrf24_status(handle);
|
|
|
|
|
|
|
|
if(status != 0x00) {
|
|
if(status != 0x00) {
|
|
@@ -543,4 +553,4 @@ bool nrf24_check_connected(FuriHalSpiBusHandle* handle) {
|
|
|
} else {
|
|
} else {
|
|
|
return false;
|
|
return false;
|
|
|
}
|
|
}
|
|
|
-}
|
|
|
|
|
|
|
+}
|